Kripesh, Vaidyanathan, Yoon, Seung Wook, Ganesh, V. P., Khan, Navas, Rotaru, Mihai D, Fang, Wang and Iyer, Mahadevan
Three-Dimensional System-in-Package Using Stacked Silicon Platform Technology
IEEE TRANSACTIONS ON ADVANCED PACKAGING, 28, (3), .
In this paper, a novel method of fabricating three– dimensional (3-D) system-in-package (SiP) using a silicon carrier that can integrate known good dice with an integrated cooling solution is presented. The backbone of this stacked module is the fabrication of a silicon carrier with through-hole conductive interconnects. The design, process, and assembly to fabricate silicon through-hole interconnect using a wet silicon etching method is discussed in this paper. The process optimization to fabricate silicon carriers with solder through-hole interconnect within the design tolerance has been achieved. The design and modeling methodology to optimize the package in terms of electrical aspects of the stacked module is carried out to achieve less interconnect parasitics. An integrated cooling solution for 3-D stacked modules using single-phase and two-phase cooling solutions is also demonstrated for high-power applications. Known good thin flip-chip devices with daisy chain are fabricated and attached to the silicon carrier by flip-chip processes making it a known good carrier after electrical testing. Individual known good carriers are vertically integrated to form 3-D SiP
||Three-dimensional system-in-package (3-D SiP), stacked modules, through wafer interconnection, wafer thinning, integrated cooling solution.
||11 Jun 2007
||17 Apr 2017 19:42
|Further Information:||Google Scholar|
Actions (login required)