Near-Capacity Irregular Variable Length Coding and Irregular Unity Rate Coding

R. G. Maunder and L. Hanzo

Abstract—In this contribution we introduce an EXtrinsic Information Transfer (EXIT) chart matching technique for the design of two serially concatenated irregular codes, each constituted by a variety of component codes. This approach facilitates a higher degree of design freedom than matching the EXIT function of an irregular code to that of a regular code, comprising only a single component code. As a result, a narrower EXIT chart tunnel can be created, facilitating operation at $E_b/N_0$ values that are closer to the channel’s capacity bound. This is demonstrated for a serial concatenation of iteratively decoded Irregular Variable Length Coding (IrVLC) and Irregular Unity Rate Coding (IrURC), which is favourably compared with an IrVLC and regular Unity Rate Coding (URC) based benchmarker. Finally, we show that the iterative decoding complexity of our IrVLC-IrURC scheme can be reduced by about 25% upon employing a method of jointly performing EXIT chart matching, while seeking a reduced iterative decoding complexity.

Index Terms—Variable length codes, joint source and channel coding, trellis codes, information rates.

I. INTRODUCTION

The serial concatenation [1] and iterative decoding [2] of an irregular outer code with a regular inner code was proposed in [3]. Here, the irregular outer code comprises $N$ number of regular component codes $\{C_n\}_{n=1}^N$ having a variety of inverted EXtrinsic Information Transfer (EXIT) functions $\{I_e^a(I_a)\}_{n=1}^N$ [4]. In the transmitter, each component encoder $C_n$ is invoked to generate a specific fraction $\alpha^n$ of the encoded bit sequence. It was shown in [3] that the irregular decoder’s composite EXIT function $I_c(I_a)$ may be obtained as a weighted average of the components’ EXIT functions $\{I_e^a(I_a)\}_{n=1}^N$ according to $I_c(I_a) = \sum_{n=1}^N \alpha^n \cdot I_e^a(I_a)$. This property is exploited by the EXIT chart matching algorithm proposed in [3], which seeks the particular fractions $\{\alpha^n\}_{n=1}^N$ yielding an inverted EXIT function $I_e(I_a)$ that does not intersect the EXIT function of the serially concatenated inner decoder, in a manner similar to [5]. In this way, narrow but open EXIT chart tunnels can be created at near-capacity channel Signal to Noise Ratios (SNRs), facilitating iterative decoding convergence to an infinitesimally low probability of error [6].

However, we may expect to achieve even narrower open EXIT chart tunnels that facilitate operation even nearer to capacity, if we could employ an irregular inner code as well as an irregular outer code, since this would provide a higher degree of design freedom. Hence, in Section II of this paper, we introduce a double EXIT chart matching algorithm, which allows the matching of the EXIT functions of two serially concatenated irregular codes to each other. Furthermore, in Section III we propose a modification to the EXIT chart matching algorithm of [3] that facilitates joint EXIT chart matching and the simultaneous quest for a reduced decoding complexity. We then design a transmission scheme that exemplifies the application of these algorithms in Section IV. We detail the choice of parameters for our proposed transmission scheme in Section V and analyse its performance in Section VI. Finally, we offer our conclusions in Section VII.

II. DOUBLE EXIT CHART MATCHING

In this section we detail a double EXIT chart matching algorithm, which matches the composite EXIT functions of an outer and an inner irregular code, comprising $N$ and $M$ number of components, respectively. Here, the ‘single’ EXIT chart matching algorithm of [3] is iteratively applied in order to alternately match the outer EXIT function to the inner and vice versa, as illustrated in the data-flow diagram of Figure 1.

Note that the ‘single’ EXIT chart matching algorithm of [3] allows the design of an irregular code having a specific decoding rate. This is exploited in the iterative double EXIT chart matching algorithm of Figure 1, which increments the coding rate of the irregular outer code in each iteration. Owing to the area property of EXIT charts [6], the open EXIT chart tunnel will therefore become narrower in each iteration, with the composite inner and outer EXIT functions converging to each other. In this way, an open EXIT tunnel may be maintained at near-capacity channel SNRs.

However, the iterative double EXIT chart matching algorithm of Figure 1 assumes that the inner irregular code is an
Irregular Unary Rate Code (IrURC). Similarly to its \( M \) number of component Unity Rate Codes (URCs) [7], the IrURC has a unity coding rate, regardless of the particular irregular code design. Note that the ‘single’ EXIT chart matching algorithm may be adapted for this scenario by replacing \( C \) in Section VII and Table 1 of [3] with a vector \( e = [1 \ 1 \ \ldots \ 1] \) in which all \( M \) number of elements are equal to unity and by replacing \( d \) with a unity-valued scalar \( d = 1 \). As a result, the matrix \( T \) of Section VII and Table 1 of [3] becomes a \( M \times (M - 1) \) matrix, whose columns are a basis of the null space of \( e \) of dimension \( M - 1 \).

Note that at the commencement of the algorithm, no composite EXIT functions are available. For this reason, the algorithm begins with the matching of the composite outer EXIT function to a single one of the \( M \) number of inner component’s EXIT functions, as shown in Figure 1. The specific choice of the inner component EXIT function that fulfils this role is therefore a parameter of the iterative double EXIT chart matching algorithm. Following this, the iterative double EXIT matching algorithm continues, until the designed composite inner and outer EXIT functions intersect. At this point, the algorithm outputs the specific inner and outer component fractions found to maintain an open EXIT tunnel at the maximal coding rate.

Note that our attempts to devise a joint (as opposed to iterative) double EXIT chart matching algorithm were unsuccessful. Here, the matrix \( A \) in Section VII and Table 1 of [3] was adapted to include the EXIT functions of both the inner and outer irregular codes. However, we found that this modified algorithm did not reliably converge upon useful solutions.

III. JOINT EXIT CHART MATCHING AND COMPLEXITY REDUCTION

As described in Section I, the algorithm of [3] may be adapted to additionally seek a reduced decoding complexity during EXIT chart matching. This is achieved by considering the decoding complexities associated with each of the \( N \) number of component codes \( \{C^n\}_{n=1}^N \), when selecting the fractions \( \{\alpha^n\}_{n=1}^N \). More specifically, the algorithm described in Section VII and Table 1 of [3] performs EXIT chart matching by employing the steepest descent approach to minimise a cost function \( J(\alpha) = ||e||^2_2 = e^T e \), where \( e \) is a vector of distances between the irregular outer code’s inverted EXIT function and the serially concatenated inner code’s EXIT function. We employ a vector \( \alpha \) having a length \( N \), specifying the A Posteriori Probability (APP) Soft-In Soft-Out (SISO) decoding complexity of each component code \( C^n \). Here, the decoding complexity is quantified by the average number \( O\left(C^n\right) \) of Add, Compare and Select (ACS) operations performed per Logarithmic Likelihood Ratio (LLR) [8] by the Bahl-Cocke-Jelinek-Raviv (BCJR) algorithm [9] operating in the logarithmic probability domain and using an eight-entry lookup table for correcting the Jacobian approximation [10]. In a manner similar to (15) of [11], the cost function of [3] may be adapted to consider the irregular APP SISO decoder’s computational complexity according to

\[
J(\alpha) = ||e||^2_2 + y^2 ||o^T \alpha||^2_2,
\]

where \( y \) is a scalar value, which assumes a positive value that is commensurate with the relative importance of seeking a low computational complexity for the APP SISO decoder, or a zero value if this complexity should not be considered during EXIT chart matching.

During the steepest descent approach of [3], the gradient \( \beta \) of the cost function \( J(\alpha) \) is evaluated with respect to a vector \( \beta \) that is dependent on the vector \( \alpha \) listing the constituent codes’ fractions. This gradient \( \beta \) is employed to iteratively update the vector \( \alpha \), and hence the fractions vector \( \alpha \), in order to converge towards a minimal cost function \( J(\alpha) \). The EXIT chart matching algorithm may be adapted to additionally seek a reduced APP SISO decoding computational complexity by employing the cost function of (1) during the derivation of \( \alpha \) and \( \beta \). With reference to Section VII and Table 1 of [3], the revised \( \alpha \) and \( \beta \) are specified by

\[
e_b = (T^TA^TAT + y^2 T^T o o^T T ) \beta - T^TA^T(b - A \alpha) + y^2 T^T o o^T \alpha c
\]

and

\[
\beta = \beta - \frac{e_b (\Delta T \alpha)}{e_b (\Delta T \alpha)} e_b .
\]

IV. OVERVIEW OF THE TRANSMISSION SCHEME CONSIDERED

In this section we consider a transmission scheme that facilitates the iterative joint source and channel decoding [12]–[17] of a sequence of source symbols having values with unequal probabilities of occurrence for near-capacity transmission over an uncorrelated narrowband Rayleigh fading channel. We employ \( K = 16 \)-ary source symbol values obeying the probabilities of occurrence that result from the Lloyd-Max quantization [18] [19] of independent Gaussian distributed source samples, giving a source entropy of \( E = 3.77 \) bits/symbol. This application motivates the employment of Irregular Variable Length Coding (IrVLC), as discussed in [20]. This outer codec is serially concatenated and iteratively decoded with an IrURC used as the inner code, as shown in the schematic of Figure 2. Since this combined IrVLC-IrURC scheme employs two irregular codes, it allows us to exemplify double EXIT chart matching, as proposed in this paper.

In the IrVLC-IrURC scheme of Figure 2, the outer IrVLC arrangement employs \( N \) number of component VLEC code-books \( \{VLEC^n\}_{n=1}^N \) having different EXIT functions for generating particular fractions of the encoded bit sequence [20]. Similarly, the inner IrURC arrangement employs \( M \) number of component UR code sets \( \{URC^m\}_{m=1}^M \) [7].
be detailed in Section V. Similarly, each IrVLC-encoded bit frame component \( u^n \) comprises a number \( I^n \) of bits that will typically vary from frame to frame owing to the variable lengths of the VLEC codewords, where \( \sum_{n=1}^{N} I^n = I \).

In order to facilitate the VLEC decoding of the IrVLC-encoded bit frame components \( \{ u^n \}_{n=1}^{N} \), it is necessary to explicitly convey their lengths \( \{ I^n \}_{n=1}^{N} \) to the receiver. Furthermore, this highly error sensitive side information must be reliably protected against transmission errors, using a powerful low rate block code, for example. For the sake of avoiding obfuscation, this is not shown in Figure 2. Note that since the amount of the encoded side information is typically negligible compared to the length of the IrVLC-encoded bit frame components \( \{ u^n \}_{n=1}^{N} \), we do not consider it any further in this paper.

The interleaved IrVLC-encoded bit frame \( u' \) provided by the \( I \)-bit random interleaver \( \pi_1 \) and the IrURC-encoded bit frame \( v \) are comprised of \( M \) number of components, which are encoded by the corresponding component URC codes \( \{ \text{URC}^m \}_{m=1}^{M} \). Each interleaved IrVLC-encoded bit frame component \( u'^m \), as well as the corresponding IrURC-encoded bit frame component \( v'^m \), comprises \( I^m \) number of bits, where \( \sum_{m=1}^{M} I^m = I \). Note that the fractions \( I^m / I \) of the interleaved IrVLC-encoded bit frame \( u' \) that are encoded by each component URC code \( \text{URC}^m \) may be chosen in order to shape the IrURC EXIT function, as will be detailed in Section V.

Finally, the interleaved IrURC-encoded bit frame \( v' \) provided by the \( I \)-bit random interleaver \( \pi_2 \) is modulated onto the Rayleigh fading channel using Gray-mapped 16-ary Quadrature Amplitude Modulation (16QAM) [21].

In the receiver, APP SISO IrURC- and IrVLC-decoding are performed iteratively, as shown in Figure 2. Both of these decoders invoke the BCJR algorithm [9] applied to the bit-based trellises [22], [23]. The extrinsic soft information, represented in the form of LLRs [8], is iteratively exchanged between the IrURC and IrVLC decoding stages for the sake of assisting each other’s operation as usual [2]. In Figure 2, \( L(\cdot) \) denotes the LLRs of the bits concerned, where the superscript \( i \) indicates inner IrURC decoding, while \( o \) corresponds to outer IrVLC decoding. Additionally, a subscript denotes the dedicated role of the LLRs, with \( a \), \( p \) and \( e \) indicating a priori, a posteriori and extrinsic information, respectively. Following the final decoding iteration, bit-based MAP VLEC sequence estimation is performed as usual [20], yielding the reconstructed source symbol frame estimate \( \hat{s} \), as shown in Figure 2.

### V. System Parameter Design

In this section we introduce four different parameterisations of the IrVLC-IrURC scheme of Section IV. We refer to these as the IrVLC-IrURC-high, the IrVLC-IrURC-low, the IrVLC-URC-high and the IrVLC-URC-low parameterisations, which are summarized in Table I.

<table>
<thead>
<tr>
<th>Parameterisation</th>
<th>( N )</th>
<th>( M )</th>
<th>( \text{IrVLC} ) ( y )</th>
<th>( \text{IrURC} ) ( y )</th>
</tr>
</thead>
<tbody>
<tr>
<td>IrVLC-IrURC-high</td>
<td>30</td>
<td>10</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>IrVLC-IrURC-low</td>
<td>30</td>
<td>10</td>
<td>( 10^{-5} )</td>
<td>0</td>
</tr>
<tr>
<td>IrVLC-URC-high</td>
<td>30</td>
<td>1</td>
<td>0</td>
<td>N/A</td>
</tr>
<tr>
<td>IrVLC-URC-low</td>
<td>30</td>
<td>1</td>
<td>( 10^{-5} )</td>
<td>N/A</td>
</tr>
</tbody>
</table>

### Table I

**Considered parameterisations of the IrVLC-IrURC scheme.**

In each of the four IrVLC-IrURC parameterisations considered, we elected to employ an IrVLC comprising \( N = 30 \) component VLEC codebooks \( \{ \text{VLEC}^n \}_{n=1}^{30} \), which is sufficient to represent the variety of the possible inverted VLEC EXIT function shapes. More specifically, the \( N = 30 \) component VLEC codebooks \( \{ \text{VLEC}^n \}_{n=1}^{30} \) were designed using the genetic algorithm of [24] to have a wide range of coding rates \( \{ R(\text{VLEC}^n) \}_{n=1}^{30} \) and Real-Valued Free Distance Metrics (RV-FDMs) \( \{ D(\text{VLEC}^n) \}_{n=1}^{30} \). Maximal RV-FDMs were sought for coding rates in the range of \( [0.25, 0.95] \) during the generation of the first 15 of the \( N = 30 \) component VLEC codebooks \( \{ \text{VLEC}^n \}_{n=1}^{15} \) [24]. By contrast, RV-FDMs as close to, but no less than 2 were sought during the generation of the remaining 15 VLEC codebooks \( \{ \text{VLEC}^n \}_{n=16}^{30} \), which have coding rates in the range of \( [0.25, 0.95] \). For reasons of space economy, the composition of the \( N = 30 \) component VLEC codebooks is not provided in this paper.

The inverted EXIT functions of the \( N = 30 \) component VLEC codebooks \( \{ \text{VLEC}^n \}_{n=1}^{30} \) are provided in Figure 3.
For each considered VLEC codebook VLEC, the coding rate $R\{VLEC\}$ and RV-FDM $D\{VLEC\}$ are provided in Figure 3. Furthermore, the computational complexity of APP SISO decoding is characterised by the average number $O\{VLEC\}$ of ACS operations performed per source symbol per decoding iteration.

Note that ‘S’-shaped inverted EXIT functions having up to two points of inflection are obtained in Figure 3 for the VLEC codebooks $\{VLEC^m\}_{m=1}^{10}$, which have high RV-FDMs $[24]$. By contrast, the low RV-FDM VLEC codebooks $\{VLEC^m\}_{m=1}^{10}$ are associated with EXIT functions having no more than a single point of inflection. Since the suite of $N = 30$ VLEC codebooks $\{VLEC^n\}_{n=1}^{30}$ is associated with a wide variety of inverted EXIT functions, it is particularly suitable for use in IrVLCs $[24]$. Also note that the high RV-FDM VLEC codebooks $\{VLEC^m\}_{m=1}^{10}$ are associated with higher APP SISO decoder complexities than the low RV-FDM VLEC codebooks $\{VLEC^n\}_{n=1}^{30}$.

In the same way that the IrVLC-IrURC scheme employs $N$ number of component VLEC codebooks, it also employs $M$ number of component URC codes, as described in Section IV. However, the value of $M$ varies amongst our parameterisations considered. In the case of the IrVLC-IrURC-high and the IrVLC-IrURC-low parameterisations of Table I, we elected to employ $M = 10$ component URC codes $\{URC^m\}_{m=1}^{10}$, which is sufficient to represent the variety of the possible URC EXIT function shapes. More specifically, our $M = 10$ component URC codes $\{URC^m\}_{m=1}^{10}$ were selected from the set of all possible URC code designs that have shift register representations containing no more than three memory elements in order to yield a variety of EXIT function shapes, as provided in Figure 4. The generator and feedback polynomials of the component URC codes $\{URC^m\}_{m=1}^{10}$ are provided in Figure 4. Note that some URC component EXIT functions emerge from the $(0, 0)$ point of the EXIT chart, whilst others offer some non-zero extrinsic information even in the absence of any a priori information.

By contrast, the benchmarker IrVLC-IrURC-high and IrVLC-IrURC-low parameterisations employ just $M = 1$ component URC code and can therefore be deemed to employ regular URCs instead of IrURCs. Since these benchmarks employ only one irregular code, they must employ the ‘single’ EXIT chart matching algorithm of $[3]$ and hence, in contrast to the IrVLC-IrURC-high and IrVLC-IrURC-low parameterisations, they cannot benefit from the more general double EXIT chart matching method of Section II. As a result, we may expect the IrVLC-IrURC-high and IrVLC-IrURC-low parameterisations to outperform their corresponding benchmarkers of IrVLC-IrURC-high and IrVLC-IrURC-low, respectively. In order to demonstrate this, the URC code offering the best potential EXIT chart match was selected from the set $\{URC^m\}_{m=1}^{10}$ for use in the IrVLC-IrURC-high and IrVLC-IrURC-low benchmarkers. This was identified as $URC^5$, since its EXIT function emerges from the lowest non-zero point along the $I'_e$ axis at $I'_o = 0$ in the EXIT chart provided in Figure 4.
Note that in the case of the IrVLC-IrURC-low and IrVLC-URC-low parameterisations, the method of Section III was used for jointly performing EXIT chart matching and for reducing the corresponding APP SISO decoder’s computational complexity. In both cases, a weighting coefficient of $y = 10^{-5}$ was employed when designing the IrVLC scheme, as shown in Table I, while $y = 0$ was used for the IrURC scheme of the IrVLC-IrURC-low parameterisation. For this parameterisation, we elected to reduce the computational complexity of only the IrVLC scheme, but not of the IrURC scheme, since the computational complexity of IrVLCs is typically significantly higher than that of IrURCs.

For each parameterisation, EXIT chart matching was performed for a number of 16QAM-modulated Rayleigh fading channel SNRs in the range of $E_b/N_0 \in [3.5, 20.5]$ dB. Since the IrURC and URC arrangements have unity coding rates and because 16QAM modulation is employed in all parameterisations, the effective throughput of each parameterisation is given by $\eta = R \cdot \log_2(16)$ bits per channel use, where $R$ is the IrVLC coding rate. Additionally, note that the channel SNR values of $E_b/N_0$ may be converted to $E_b/N_0$ values according to $E_b/N_0 = E_b/N_0 \cdot 1/\eta$, where $N_0$ is the noise power spectral density and $E_c$ as well as $E_b$ are the transmit energy per channel use and per bit of source information, respectively. Figure 5 plots the maximum effective throughput $\eta$ for which open EXIT chart tunnels could be created for each parameterisation over a range of 16QAM modulated Rayleigh fading channel $E_b/N_0$ values. Note that Figure 5 also provides a plot of the Discrete-input Continuous-output Memoryless Channel (DCMC) capacity [25] versus $E_b/N_0$ [21]. In addition to this, Figure 5 provides a plot of the attainable capacity, which is reduced owing to the capacity loss associated with employing ‘one-shot’ demodulation instead of including the demodulator in the iterative decoding process shown in Figure 2. The attainable capacity for a particular $E_b/N_0$ value was estimated [6] upon multiplying the average area beneath the corresponding EXIT functions of the $M = 10$ component URC codes by $\log_2(16) = 4$, since 16QAM modulation is employed.

In Figure 5, the IrVLC-IrURC-high and IrVLC-IrURC-low parameterisations can be seen to consistently achieve open EXIT chart tunnels at higher effective throughputs than the corresponding IrVLC-URC-high and IrVLC-URC-low parameterisations. This may be explained by the higher degree of design freedom that is facilitated by double EXIT chart matching.

Observe in Figure 5 that the IrVLC-IrURC-high and IrVLC-IrURC-low parameterisations offer the highest gain over the corresponding IrVLC-IrURC-high and IrVLC-IrURC-low parameterisations at an effective throughput of $\eta = 2.12$ bits per channel use. In order that we may assess the potential benefits of double EXIT chart matching, the remainder of this paper therefore considers arrangements of the four parameterisations that have an effective throughput of $\eta = 2.12$ bits per channel use. The threshold $E_b/N_0$ values for which these arrangements can achieve open EXIT chart tunnels are indicated in Figure 5, together with the corresponding DCMC capacity bound and attainable capacity bound. Furthermore, the marginally open EXIT chart tunnels of the IrVLC-IrURC-high, IrVLC-IrURC-low, IrVLC-URC-high and IrVLC-URC-low arrangements are provided in Figure 6.

Note that owing to the area property of EXIT charts [6], the narrow EXIT chart tunnels shown in Figure 6 for the IrVLC-IrURC-high and IrVLC-IrURC-low arrangements yield
the threshold $E_b/N_0$ value of Figure 5 that is only 0.04 dB from the attainable capacity bound. Here, the presence of the component URC codes having the EXIT functions of Figure 4 that emerge from the $(0,0)$ point facilitates the design of an IrURC EXIT function that starts close to the point where the inverted IrVLC EXIT function begins. By contrast, much of the marginally open EXIT chart tunnel area shown in Figure 6 for the IrVLC-URC-high and IrVLC-URC-low arrangements is a consequence of having a relatively high starting point of $(0,0.1)$ in the URC’s EXIT function.

<table>
<thead>
<tr>
<th>Parameterisation</th>
<th>Minimum $E_b/N_0$ value</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>$I\approx 10^6$</td>
</tr>
<tr>
<td>IrVLC-IRURC-high</td>
<td>4.71 dB</td>
</tr>
<tr>
<td>IrVLC-IRURC-low</td>
<td>4.71 dB</td>
</tr>
<tr>
<td>IrVLC-URC-high</td>
<td>4.97 dB</td>
</tr>
<tr>
<td>IrVLC-URC-low</td>
<td>4.87 dB</td>
</tr>
</tbody>
</table>

 VI. RESULTS

In this section, the achievable performance of the IrVLC-IRURC-high, the IrVLC-IRURC-low, the IrVLC-URC-high and the IrVLC-URC-low arrangements of Section V is characterised and our quantitative findings are presented. In each case, we simulated the transmission of 1 406 400 source symbols, which were arranged in frames $s$ in order to yield four different average interleaver lengths of $I = JE/N = \{10^6, 10^5, 10^4, 10^3\}$ bits. These interleaver lengths are practical in wireless multimedia broadcast applications for example, where coded bit rates of about 40 Mbit/s are typical [26].

During the decoding of each frame, the iterative decoding process was continued until it offered no further improvements for the source symbol frame estimate $\tilde{s}$, whereupon the corresponding non-Levenshtein Symbol Error Ratio (SER) was recorded. The minimum $E_b/N_0$ values required to achieve an SER below $10^{-3}$ for each interleaver length considered are provided in Table II.

Table II shows that, when employing the long average interleaver lengths of $I\approx 10^6$ and $I\approx 10^5$, the IrVLC-IRURC-high and IrVLC-IRURC-low arrangements facilitate operation at lower $E_b/N_0$ values than the corresponding IrVLC-URC-high or IrVLC-URC-low arrangement, as predicted in Section V. Indeed, for $I\approx 10^6$, the discrepancies between the attainable channel capacity of 4.57 dB and the $E_b/N_0$ values recorded for the IrVLC-IRURC-high and IrVLC-IRURC-low arrangements are less than half of those for the IrVLC-URC-high and IrVLC-URC-low arrangements. We therefore consider this gain to be significant.

However, when short interleavers are invoked, the IrVLC-IRURC-high arrangement is shown to be outperformed by the IrVLC-URC-high arrangement in Table II. This may be explained by considering the IrVLC-URC-high arrangement’s marginally open EXIT chart tunnel, which is narrow at only one point along its length, as shown in Figure 6. As a result, the IrVLC-URC-high arrangement has a lower sensitivity to correlation within the a priori LLR frames than the other arrangements, facilitating high-integrity operation when short interleavers are employed [27]. We note however, that the performance of all arrangements considered could be improved if more efficient designs were employed for the short interleavers, such as the $S$-random design of [28].

The SERs obtained when employing an interleaver length of $I\approx 10^6$ for each of the arrangements detailed in Section V are plotted as a function of the uncorrelated narrowband Rayleigh fading channel $E_b/N_0$ in Figure 7.

As shown in Figure 7, the SER performance of each arrangement considered exhibits a ‘turbo-cliff’, which is characteristic of iteratively decoded schemes. In the case of the IrVLC-IRURC-low and IrVLC-URC-low arrangements, an error floor can be seen at an SER of about $10^{-3}$. By contrast, the IrVLC-IRURC-high and IrVLC-URC-high arrangements do not exhibit an error floor for SERs above $10^{-4}$. These findings may be explained with consideration of the free distances of the VLC component codebooks that are invoked by these arrangements. More specifically, since they invoke VLC component codes having higher free distance metrics, the IrVLC-IRURC-high and IrVLC-URC-high may be expected to have higher overall concatenated free distances (and hence lower error floors) than the IrVLC-IRURC-low and IrVLC-URC-low arrangements [29].

Let us now comment on the iterative decoding complexity of the various arrangements introduced in Section V. During our simulations, in addition to recording the SER achieved after the last decoding iteration was performed, we also recorded the SER achieved after each decoding iteration, together with the cumulative number of ACS operations performed so far. In Figure 8, the average number of ACS operations per source symbol required to achieve an SER of $10^{-3}$ is plotted against $E_b/N_0$ for an average interleaver length of $I\approx 10^6$. Note that in the cases where a shorter interleaver was employed...
and the $E_b/N_0$ value was sufficiently high to achieve an SER of $10^{-3}$, the computational complexity required was found to be roughly equal to the corresponding value provided in Figure 8 for the $I \approx 10^6$-bit interleaver.

As shown in Figure 8 for all cases considered, an SER of $10^{-3}$ may be achieved at a reduced computational complexity, as the $E_b/N_0$ value increases and the EXIT chart tunnel widens. As a result, less decoding iterations are required for reaching the particular extrinsic mutual information that is associated with an SER of $10^{-3}$. Observe in Figure 8 that the IrVLC-IrURC-high and IrVLC-IrURC-low arrangements have a lower iterative decoding complexity than the corresponding IrVLC-URC-high or IrVLC-URC-low benchmark. This is because the benchmarks use only the memory-3 URC$^8$ code, while the IrVLC-IrURC schemes encode some bits using the lower-complexity memory-1 and memory-2 codes from the set \{URC$^m$\}$_{m=1}^{10}$, as described in Section V. Also observe that at high $E_b/N_0$ values, the IrVLC-IrURC-low and IrVLC-URC-low arrangements have iterative decoding complexities that are approximately 25% lower than that of the corresponding IrVLC-IrURC-high or IrVLC-URC-high arrangement. This is a benefit of the modified EXIT chart matching algorithm, which facilitated the joint EXIT chart matching and the quest for a reduced computational complexity during the design of the IrVLC-IrURC-low and IrVLC-URC-low arrangements. Owing to their near-capacity performance and low iterative decoding complexity, we can identify the IrVLC-IrURC-high and IrVLC-IrURC-low arrangements as our preferred schemes.

VII. CONCLUSIONS

In this paper we have introduced a method of performing the double EXIT chart matching of two serially concatenated irregular codecs. This approach facilitates a higher degree of design freedom than the current state-of-the-art method of matching the EXIT chart of an irregular outer codec to that of a regular inner codec. As a result, very narrow EXIT chart tunnels can be created, facilitating operation at $E_b/N_0$ values that are closer to the DCMC capacity bound. This was demonstrated for serial concatenations of iteratively decoded IrVLCs and IrURCs, which were compared to benchmarks, in which an IrVLC was serially concatenated with a regular URC. Our IrVLC-IrURC schemes were found to consistently achieve open EXIT chart tunnels at higher effective throughputs than the IrVLC-URC benchmarks across a range of $E_b/N_0$ values.

Indeed, the IrVLC-IrURC schemes were found to achieve an open EXIT chart tunnel at an $E_b/N_0$ value that is just 0.04 dB from the Rayleigh fading channel’s attainable capacity bound, when using an effective throughput of $\eta = 2.12$. Furthermore, our proposed schemes were found to achieve SERs of less than $10^{-3}$ for $E_b/N_0$ values in excess of 0.14 dB from the 16QAM-modulated Rayleigh fading channel’s attainable capacity bound, when using an average interleaver length of approximately $10^6$ bits. These results are comparable to those of the irregular LDPC scheme proposed in [30], which achieves an open EXIT chart tunnel at 0.06 dB from the channel’s $E_b/N_0$ capacity bound, in addition to facilitating operation within 0.13 dB of this bound when a $10^6$-bit block length is employed. Note however that our results may be deemed to be more radical, since [30] considers the less challenging scenario of using Binary Phase Shift Keying (BPSK) for communicating over an Additive White Gaussian Noise (AWGN) channel.

Finally, we showed that the iterative decoding complexity of our IrVLC-IrURC scheme can be reduced by about 25% upon employing a method for jointly performing EXIT chart matching and seeking a reduced iterative decoding complexity. We note however, that this complexity reduction is achieved at the cost of introducing an error floor at an SER of approximately $10^{-3}$.

REFERENCES


Robert G. Maunder has studied with the School of Electronics and Computer Science, University of Southampton, UK, since October 2000. He was awarded a first class honours BEng in Electronic Engineering in July 2003, as well as a Ph.D. in Wireless Communications and a lectureship in December 2007. Rob’s research interests include joint source/channel coding, iterative decoding, irregular coding and modulation techniques. He has published a number of IEEE papers in these areas.

Lajos Hanzo, Fellow of the Royal Academy of Engineering, received his first-class degree in electronics in 1976 and his doctorate in 1983. In 2004 he was awarded the Doctor of Sciences (DSc) degree by the University of Southampton, UK. During his career in telecommunications he has held various research and academic posts in Hungary, Germany and the UK. Since 1986 he has been with the Department of Electronics and Computer Science, University of Southampton, UK, where he holds the chair in telecommunications. He has co-authored 17 Wiley - IEEE Press books, totalling 10 000 pages on mobile radio communications, published in excess of 900 research papers, has acted as TPC Chair of numerous major IEEE and IEEE conferences, presented various keynote lectures and has been awarded a number of distinctions. Currently he heads an academic research team, working on a range of research projects in the field of wireless multimedia communications sponsored by industry, the Engineering and Physical Sciences Research Council (EPSRC) UK, the European IST Programme and the Mobile Virtual Centre of Excellence (VCE), UK. He is an enthusiastic supporter of industrial and academic liaison and he offers a range of industrial courses. Lajos is also an IEEE Distinguished Lecturer and a Fellow of both the IEEE and the IEE/IET. He is an editorial board member of the Proceedings of the IEEE and a Governor of both the IEEE VT Society and ComSoc. He is the Editor-in-Chief of the IEEE Press. For further information on research in progress and associated publications, please refer to http://www-mobile.ecs.soton.ac.uk