

Temperature dependence of Space Charge Limited Current (SCLC) in thin films of silicon nanocrystals

M. A. Rafiq¹, Y. Tsuchiya², H. Mizuta², Shigeyasu Uno³, Z. A. K. Durrani^{4*} and W. I. Milne⁴

¹Microelectronics Research Centre, Cavendish Laboratory, University of Cambridge, Madingley Road, Cambridge CB3 0HE, U. K.

²Department of Physical Electronics, Tokyo Institute of Technology, Tokyo 152-8552, Japan, and SORST JST (Japan Science and Technology).

³Hitachi Cambridge Laboratory, Madingley Road, Cambridge CB3 0HE, U. K.

⁴Electronic Devices and Materials Group, Engineering Department, University of Cambridge, Trumpington Street, Cambridge CB2 1PZ, U. K., and SORST JST (Japan Science and Technology)

*Phone: +44 1223 764657

FAX: +44 1223 332662

E-mail: zakd100@cam.ac.uk

The temperature dependence of the conduction mechanism in thin films of silicon nanocrystals was investigated using Al/Si nanocrystal/*p*-Si/Al diodes. The device (Fig. 1) used a ~300 nm thick Si nanocrystal film, deposited by plasma decomposition of SiH₄ [1] on a *p*-Si substrate (resistivity: 10 Ωcm). The nanocrystals were 8 nm ± 1 nm in diameter and undoped, with a ~1.5 nm thick surface SiO₂ layer. Figure 1(b) shows a scanning electron micrograph of our film and Fig. 1(c) shows a transmission electron micrograph of a nanocrystal. In the later image, the oxide is ~3 nm thick, due to thermal processing before microscopy. The film is non-uniform, with ~60% nanocrystal coverage per layer, and a number density, $N_{nc} \sim 1.2 \times 10^{18} \text{ cm}^{-3}$. The film thickness of 300 nm avoids pinholes across the film. The diodes were defined using ‘mesas’, fabricated by electron-beam lithography and reactive ion etching. A ~150 nm-thick sputtered SiO₂ layer, wet-etched over the mesa to expose the nanocrystals, was used to support an Al top contact. The substrate-contact was also fabricated with Al. The diode area, determined by the top Al-Si nanocrystal contact area, was varied from 35 μm × 35 μm to 200 μm × 200 μm. The diode current scaled with device area. Al/Si nanocrystal/*n*⁺-Si/Al and Au/Si nanocrystal/*n*⁺-Si/Au devices were also fabricated and characterised.

The *I*-*V* characteristics of a 35 μm × 35 μm diode, measured from 300 K to 40 K using a cryogenic temperature needle probe (BCT-43MDC, Nagase & Co. Ltd.) and a Hewlett Packard 4156A parameter analyser, are shown in Fig. 2 on a log-log plot. The inset shows the room temperature *I*-*V* characteristics of the device from -8 V to 4 V (linear scale). Here, positive bias is applied to the substrate-contact, corresponding to a forward biased substrate. From 300 K to 200 K, the conduction mechanism is dominated by SCLC transport, in the presence of an exponential distribution of trapping states [2, 8]. Using this model, we extract a trap density $N_t = 2.3 \times 10^{17} \text{ cm}^{-3}$ and a characteristic trap temperature $T_t = 1670 \text{ K}$. Our value of N_t is very similar to the nanocrystal number density, $N_{nc} \sim 1.2 \times 10^{18} \text{ cm}^{-3}$. This suggests that only a few carriers are trapped per nanocrystal. In our SCLC current mechanism, holes are injected from the substrate into the nanocrystal film. These carriers can be trapped in the potential well on each nanocrystal. Single-electron or quantum confinement ef-

fects can lead to a discrete density of states in the well, limiting the number of carriers trapped in each well. This would explain our observation of similar values of N_t and N_{nc} . Alternatively, the trapping states may be formed by only a small number of defect states per nanocrystal.




Fig. 1 (a) Schematic of the Al/Si nanocrystal/*p*-Si/Al diode. (b) Scanning electron micrograph of the Si nanocrystal film. (c). Transmission electron micrograph of a Si nanocrystal.

The values of $T_t = 1670 \text{ K}$ (corresponding to $E_t = 0.14 \text{ eV}$) and $N_t = 2.3 \times 10^{17} \text{ cm}^{-3}$ can be compared to amorphous Si and to other nanocrystal systems. T_t does not lie in the range observed for bulk amorphous Si (~300 K to ~1300 K) or for large (~150 nm) amorphous Si nanoparticles, and N_t is two orders of magnitude smaller than in amorphous Si [9]. Our values of T_t and N_t are more comparable to values observed in CdSe nanocrystals, similar in size to our Si nanocrystals. In CdSe, $T_t \sim 1750 \text{ K}$, $E_t = 0.15 \text{ eV}$ and $N_t \sim 10^{16} - 10^{17} \text{ cm}^{-3}$ [6, 7]. Our ratio $N_{nc} / N_t \approx 5$ is lower than in CdSe nanocrystals, where a ratio of 100 was observed for deep level traps [7]. This suggests more uniform charging in our Si nanocrystals films.

In conclusion, we investigated the conduction

mechanism in 300 nm-thick Si nanocrystal films, with ~ 8 nm nanocrystals. From 300 K to 200 K, we observed SCLC hole transport with an exponential distribution of trapping states, where the trap density was $2.3 \times 10^{17} \text{ cm}^{-3}$ and the characteristic trap temperature was 1670 K. The trap density was within an order of magnitude of the nanocrystal number density, suggesting that most nanocrystals trap single or a few carriers at most.

Acknowledgements

M. A. Rafiq would like to acknowledge the financial support from Cambridge Commonwealth Trust.

References

- [1] S. Oda and M. Otobe. *Mater. Res. Soc. Symp. Proc.* **358**, 721 (1995).
- [2] M. A. Lampert and P. Mark, *Current Injection in Solids* (Academic, New York, 1970)
- [3] T. A. Burr, A. A. Seraphin, E. Werwa, and K. D. Kolender, *Phys. Rev. B* **56**, 4818 (1997).
- [4] M. Ben-Chorin, F. Moller, and F. Koch, *Phys. Rev. B* **49**, 2981 (1994).
- [5] C. Peng, K. D. Hirschman, and P. M. Fauchet, *J. Appl. Phys.* **80**, 295 (1996).
- [6] D. S. Ginger, and N. C. Greenham, *J. Appl. Phys.* **87**, 1361 (2000).
- [7] R. A. M. Hikmet, D. V. Talapin, and H. Weller, *J. Appl. Phys.* **93**, 3509 (2002).
- [8] P. Mark, and W. Helfrich, *J. Appl. Phys.*, **33**, 205 (1962).
- [9] Z. Shen, U. Kortshagen, and S. A. Campbell, *J. Appl. Phys.*, **96**, 2204 (2004).




Fig. 2. I - V characteristics of a $35 \mu\text{m} \times 35 \mu\text{m}$ diode from 300 K to 40 K, on a log-log plot. The temperature step is 20 K. The inset shows the I - V characteristics at 300 K, from -8 V to 4 V , on a linear scale.