Variation Aware Analysis of Bridging Fault Testing

Urban Ingelsson, Bashir M. Al-Hashimi
School of Electronics and Computer Science
University of Southampton, UK.

Email: bui05r@ecs.soton.ac.uk, bmah@ecs.soton.ac.uk

Peter Harrod
ARM Limited
Cambridge, UK.

Email: peter.harrod@arm.com

Abstract

This paper investigates the impact of process variation on test quality with regard to resistive bridging faults. The input logic threshold voltage and gate drives strength parameters are analyzed regarding their process variation induced influence on test quality. The impact of process variation on test quality is studied in terms of test escapes and measured by a robustness metric. It is shown that some bridges are sensitive to process variation in terms of logic behavior, but such variation does not necessarily compromise test quality if the test has high robustness. Experimental results of Monte-Carlo simulation based on recent process variation statistics are presented for ISCAS85 and -89 benchmark circuits, using a 45nm gate library and realistic bridges. The results show that tests generated without consideration of process variation are inadequate in terms of test quality, particularly for small test sets. On the other hand, larger test sets detect more of the logic faults introduced by process variation and have higher test quality.

Keywords: Resistive Bridging Faults, Process Variation, Test Quality, Probability, Static Voltage Testing

1 Introduction

Testing ICs is important because fabricated units may suffer physical defects and process variation. Defects that escape production testing incur extra cost as return of defective products. Resistive bridging fault is a major defect type in deep-submicron ICs and studies have addressed modelling [1], test generation [2] and more recently, multi-Vdd testing [3]. This work is concerned with a fault model that relies on nominal process parameters, the parametric bridging fault model [1]. Its reliance on fixed parameter values raises the question: *How does a test that is based on nominal process parameters perform in the presence of process variation?* To answer this question, this paper analyzes the impact of process variation on bridge behavior and test quality. In relation to this topic, there has been no reported work apart from [4, 5]. In [4] a new bridging fault model was developed, considering process variation. The

fault model is independent of IC parameters, motivated by the need for fast fault simulation. In [5], the fault model was improved and a test generator was presented. Previous work on process variation also include delay fault testing [6] which is outside the scope of this work.

The parametric bridging fault model [1] defines defect coverage (which reflects the test quality) as the amount of covered bridge resistances divided by the amount of resistances that cause malfunction. The fault model in [4, 5] is abstracted from the bridge resistance, which means that it cannot be used to analyze how the test quality is affected by process variation, which is the main aim of this paper. Therefore, our approach considers in detail the bridge resistance and parameters such as transistor threshold voltage (VTH), geometry (W,L), gate oxide thickness (TOX), logic threshold voltage (Th) of gate inputs and gate drive strength. To quantify the impact of process variation, we propose a robustness metric for resistive bridging faults which considers the process parameters in a probabilistic manner. This approach enables analysis regarding the probability and the amount of undetected resistance for permutations of process parameter values. Such analysis was not performed in [4, 5]. This paper is structured as follows. Section 2 and 3 describes the impact of process variation on the behavior of resistive bridges. Section 4 and 5 discusses test escapes and presents a test robustness metric. Section 6 provides experimental results and Section 7 concludes the paper.

2 Background

Bridges are unintended resistive connections between two nets, like net A and B in Figure 1 (resistance R). The defect affects the voltages V(A) and V(B) on the bridged nets when they are driven to opposite logic values. The voltages on the bridged nets depend on the defect resistance [1], as shown by Figure 2. For a 0Ω bridge, $V(A)=V(B)$. For higher values of resistance, V(A) and V(B) diverge. The intended voltages are reached only if the resistance is sufficiently high. Figure 2 shows the logic threshold voltages (Th) for the inputs that are driven by net A and B. Resistance values with the same logic behavior (BH) are shown

Figure 1: Example bridge location

Figure 2: Nominal bridge behavior

as grey boxes separated by critical resistances (CR).

The logic behavior depends on the voltages on the bridged nets and the logic threshold voltage (Th) of driven gate inputs. The logic threshold is the input voltage at which the gate changes its output behavior (not to confuse with transistor threshold, V_{TH}). Voltage above the logic threshold, is Logic-1, otherwise Logic-0. In Figure 1, net A drives two inputs with logic thresholds Th1 and Th2 and net B drives an input with logic threshold Th3. In Figure 2, $V(A) < Th1$ in the resistance range $[0, CR1_{nom}]$. That means that for defect resistances in that range, Th1 will see Logic-0, which is the faulty value. Similarly, Th2 sees faulty Logic-0 for defects in $[0, CR2_{nom}]$ and Th3 sees faulty Logic-1 in $[0, CR3_{nom}]$. The resistances $CR1_{nom}$, $CR2_{nom}$ and $CR3_{nom}$ mark changes in the logic behavior and are called critical resistances [2]. The faulty logic behaviors are $BH1 = \{0, 0, 1\}$ (the logic values seen for Th1, Th2 and Th3) for $[0, CR2_{nom}]$, $BH2 = \{0, 1, 1\}$ for $[CR2_{nom}, CR3_{nom}]$ and $BH3 = \{0, 1, 0\}$ for $[CR3_{nom}, CR1_{nom}]$. It should be noted that a test that detects a logic fault covers a range of defect resistance.

3 Analysis

To analyze the behavior of resistive bridges in the presence of process variation, we have performed SPICE-type simulations. It was found that variation in parameters such as transistor threshold voltage (V_{TH}), transistor geometry (W,L) and gate oxide thickness (TOX) gives rise to variation in gate drive strength (gate output conductance) and logic threshold voltage (Th). These two parameters influence the behavior of resistive bridges as will be shown next. Besides these two parameters it was found that the bridge behavior depends on Vdd, bridge resistance and tempera-

Figure 3: Shift in drive strength balance

ture, but those effects are not due to process variation.

We investigated the impact of drive strength shift on resistive bridges by performing Monte-Carlo simulation. The length of the transistors in the gates that drive the bridged nets were varied with a Gaussian distribution ($\mu=45\text{nm}$, $\sigma=5\text{nm}$), to model line edge roughness. We observed a mean of 0.4V and a standard deviation of 0.18V on the voltage on the bridged nets for low bridge resistance values. For increasing values of resistance, there was decreasing variance. Figure 3 shows a parameter permutation, where the voltages on the bridged nets are increased by 0.025V (from 0.4V to 0.425V) for 0 bridge resistance (the left-most edge of the graph in Figure 3) and increased by less and less for increasing values of resistance. The shift is reduced length of the PMOS transistor of the inverter (Figure 1), from 45nm to 44nm. The inverter is stronger in driving high due to the shift, resulting in increased voltage on the bridged nets. This shows that process variation influences gate drive strength and the voltages on the bridged nets. In Figure 3, the voltages are increased, $V_{nom}(A)$ and $V_{nom}(B)$ compared to $V_{dss}(A)$ and $V_{dss}(B)$ (Drive Strength Shift dss). The logic behavior includes BH4, which did not occur in the nominal scenario (Figure 2). The faulty logic behaviors are $BH2$ in $[0, CR1_{dss}]$ and $BH4 = \{1, 1, 1\}$ in $[CR1_{dss}, CR3_{dss}]$. This shows that drive strength shift may change the logic behavior of a bridge.

Similarly, we investigated the impact of logic threshold shift on resistive bridges. Monte-Carlo simulation was performed on an AND gate while varying the V_{TH} for the NMOS transistor that is closest to the second input, with a Gaussian distribution ($\mu=0.471\text{V}$, $\sigma=0.045\text{V}$). It was found that the logic threshold voltage had a bell-shaped distribution ($\mu=0.42\text{V}$, $\sigma=0.05\text{V}$). Figure 4 shows how increasing Th2 from 0.42V to 0.455V affects the bridge behavior. The shift in Th2 is due to a shift in V_{TH} of the NMOS transistor closest to Th2, from 0.471V (nominal value) to 0.59V. This shows that process variation may change the logic threshold voltage of a gate input. Figure 4 shows the logic threshold shifted from $Th2_{nom}$ to $Th2_{lts}$ (Logic Threshold Shift lts). $Th2_{lts} > Th1$, causing a change in logic be-

Figure 4: Shift in logic threshold voltage Th2

	BH1	BH2	BH3		
L(Th1)	0 x	0 x	0 x	Fault-free	Nominal process parameters
L(Th2)	0 x	1 v	1 v	1 v	
L(Th3)	1 x	1 x	0 v	0 v	
	BH2	BH4			
L(Th1)	0 x	1 v		Fault-free	Drive strength shift
L(Th2)	1 v	1 v		1 v	Increase in V(A) and V(B)
L(Th3)	1 x	1 x		0 v	
	BH1	BH5	BH6		
L(Th1)	0 x	0 x	1 v	Fault-free	Logic threshold shift
L(Th2)	0 x	0 x	0 x	1 v	Increase on Th2
L(Th3)	1 x	0 v	0 v	0 v	
	Bridge resistance				

Figure 5: Logic behaviour in three scenarios

haviour so that logic behaviour BH1 covers the resistances in $[0, CR3_{ls}]$ and there are two new logic behaviours, BH5 (for $[CR3_{ls}, CR1_{ls}]$) and BH6 (for $[CR1_{ls}, CR2_{ls}]$). This shows that a shift in logic threshold can change the logic behaviour of a bridge.

4 Test escapes

Test escapes are defects that cause malfunction but are not covered by the test. Possible causes of test escapes are process sensitivities [7], test conditions (temperature, supply voltage [3]) or inaccurate estimations of defect behaviour [8], for example the assumption of fixed process parameters. In this section, test escapes due to process variation are analysed. To put the focus on process variation, other variables (like temperature) are kept constant.

Figure 5 shows process variation induced test escapes for the three scenarios, nominal parameters (Figure 2), drive strength shift (Figure 3) and logic threshold shift (Figure 4). The shaded boxes are the logic behaviours and their resistances. Faulty values are marked 'x' and fault-free 'v'. Consider the nominal scenario (top row Figure 5). Test generation would expose as much defect resistance as possible by propagating the fault effect through Th1. The reason is that Th1 sees faulty Logic-0 for the logic behaviours BH1, BH2 and BH3, which contains all detectable bridge resistance. Therefore it is assumed that the test detects BH1, BH2, BH3 and BH5. (In Figure 5, L(Th1) is a faulty Logic-0 for these logic behaviours.) That means that in the drive strength shift scenario (middle row Figure 5), bridges with behaviour BH4 are test escapes, because a faulty logic value

Table 1: Example robustness calculation

	Th1	Th2	Th3	$\min(V(A))$	$P(c)$	DC	$P(c) \cdot DC$
c0	0.440	0.420	0.380	0.400	0.0366	1	0.0366
c1	0.440	0.420	0.380	0.425	0.0281	0.40	0.0112
c2	0.440	0.455	0.380	0.400	0.0256	0.75	0.0192
c3	0.430	0.444	0.321	0.422	0.0117	0.77	0.0091
c4	0.488	0.351	0.437	0.456	0.0013	1	0.0013
c5	0.507	0.410	0.431	0.392	0.0069	1	0.0069
c6	0.387	0.463	0.352	0.341	0.0045	0.84	0.0037
c7	0.501	0.475	0.313	0.319	0.0005	1	0.0005
c8	0.369	0.359	0.441	0.469	0.0006	0.94	0.0006
c9	0.394	0.401	0.368	0.368	0.0161	0.92	0.0148
μ	0.440	0.420	0.380	0.400	Sum		Sum
σ	0.048	0.042	0.045	0.048	0.1320		0.1040
Robustness							0.788

is exposed only on Th3 and not on Th1. Similarly, in the logic threshold shift scenario (bottom row Figure 5), bridges with behaviour BH6 are escapes, because faulty behaviour is exposed only by Th2. This shows that process variation may cause test escapes for undetected logic faults.

5 Robustness

Test escape can be seen as a reduction in defect coverage. It should be noted that any test escape has a probability - the probability that the drive strengths and logic thresholds are such that the undetected logic fault is possible (not including the probability of a bridge defect). Therefore, defect coverage and probability are two main factors in the test robustness metric. The robustness of a test T is given in Equation 1 for a set of parameter permutations PP, where $P(c)$ is the probability for permutation c. The defect coverage is the amount of covered resistances (CADI) divided by the amount of detectable resistances (GADI) [2]. Full robustness has the value one, as adjusted by the denominator.

$$Robustness(T) = \frac{\sum_{c \in PP} \left(P(c) \cdot \frac{\|CADI(c, T)\|}{\|GADI(c)\|} \right)}{\sum_{c \in PP} P(c)} \quad (1)$$

The robustness for a test T and a given bridging fault is, according to Equation 1, determined by the defect coverage and the probability for each item in a set of parameter permutations. The robustness is a probabilistic metric based on the considered permutations. The accuracy of the robustness metric increases with the number of permutations. A method for calculating the defect coverage was presented in [3]. As a side-effect of the method in [3], it identifies undetected faults and corresponding resistance intervals. Thus, it is possible to identify undetected resistance values (test escapes, see Section 4).

Using the circuit in Figure 1, Table 1 shows how robustness is calculated. There are ten parameter permutations c0 to c9. The values for the logic thresholds (columns Th1, Th2 and Th3) and for the drive strength balance (represented by $\min(V(A))$) are taken from Gaussian distributions according to the mean (μ) and standard deviation

Table 2: Varied process parameters

	μ	σ		μ	σ
W	w	5nm	L	45nm	5nm
TOXN	17.5Å	1.5Å	TOXP	18.5Å	1.5Å
VTHN	0.471V	0.045V	VTHP	-0.423V	0.045V
Vdd	0.878V	0.022V			

(σ) given at the bottom of each column. The mean and standard deviation values are assumed for demonstration but could be obtained by Monte-Carlo simulation as discussed in Section 3. Column $P(c)$ gives the parameter permutation probability, the product of the probability for each value, e.g. $P(c0) = P(Th1 = 0.44) \cdot P(Th2 = 0.42) \cdot P(Th3 = 0.38) \cdot P(\min(V(A))) = 0.40) = 0.0366$. The parameter values for permutation c0 are the closest to the mean values, and therefore this permutation has the highest probability (0.0366). Permutation c0 causes the behavior shown in Figure 2. Column DC is the defect coverage $CADI(c, T)/GADI(c)$, for test T . These values are assumed for the example of a test that propagates only from Th1 (Figure 1). $DC=1$ means that there is no test escape. $DC<1$ means that test escapes occur with the probability shown in column $P(c)$. Column $P(c) \cdot DC$ shows the product of the probability of the permutation (from column $P(c)$) and the defect coverage for the permutation (from column DC). Summing column $P(c)$ gives the denominator in Equation 1 and summing the column $P(c) \cdot DC$ gives the numerator. The robustness is 0.788. It is less than full (< 1) because, for some parameter permutations, c1, c2, c3, c6, c8 and c9, there are test escapes reducing the defect coverage. The robustness reflects the probability of full defect coverage with the given test. Even though there is test escape for c8, it has little impact on the robustness, because of the low probability (0.0006). Permutation c1 is more probable (0.0281) and reduces the defect coverage, which affects the robustness. Permutation c1 is the scenario of Figure 3 and the defect coverage drop is due to the test escape of BH4 (see Section 4). Permutation c2 is the scenario of Figure 4. The drop in defect coverage is due to BH6.

6 Experimental results

We measured the mean and standard deviation for the logic thresholds and the drive strengths for a 45nm gate library [9] by Monte-Carlo simulation based on Table 2. The table holds on variation data for relevant process parameters based on [10, 11] and transistor models from [12]. Vdd is not a process parameter, but is varied by 2.5% (0.022V) around 0.878V for a 0.9V nominal Vdd to account for voltage drop in practise. For line edge roughness, $\sigma=5nm$ is assumed for L and W. For gate oxide thickness, $\sigma=1.5Å$ reflects the thickness of one atom layer. For the transistor threshold, 10% standard deviation is for random dopant fluctuations and other effects.

The Monte-Carlo simulation resulted in 11% to 15%

standard deviation for the logic thresholds and 5% to 20% standard deviation for the voltage on the bridged nets (depends on drive strengths). Both parameters had a bell-shaped distribution around the mean. This is in-line with [13], where it was observed that the transistor threshold voltage is Gaussian. Based on such observations, we assume the logic threshold voltage and the drive strength to have Gaussian distribution. The probability distributions for logic thresholds and drive strength were used to experiment on benchmark circuits, synthesized for a 45nm gate library [9]. Cadence Encounter was used to extract realistic bridge locations from layout. A defect-aware test generator, based on [3] was used to generate tests assuming nominal values for the process parameters. The robustness is calculated using a fault simulator that calculates the defect coverage, for permutations of the logic threshold and gate drive strength values. We have used 160 permutations for each bridge, 8 permutations for the gate drive strengths times 20 permutations of the logic thresholds, as a trade-off between accuracy and computation time. Two experiments are performed. Experiment 1 investigates the impact of process variation on the logic behavior of bridges, with regard to test escapes and their impact on defect coverage. Experiment 2 calculates the robustness for tests of benchmark circuits.

Experiment 1

As shown in Section 3, process variation may cause logic faults to arise that do not occur for nominal values for the process parameters. This section analyzes such logic faults for a small ISCAS89 benchmark circuit, S838, with 28 bridges and a test that has 10 test patterns and provides full defect coverage for nominal process parameters. This means that any undetected logic fault is caused by process variation. Figure 6 shows detected logic faults as dark bars and as light bars undetected logic faults in a graph where full height is the total amount of (detected and undetected) logic faults. The height of the dark bars is the logic fault coverage considering process variation. Bridge 3, 6 and 22 are highlighted in Figure 6 for clarity. The total number of logic faults, those occurring for nominal parameters and those that are due to process variation, depend on the bridge location as shown by the numbers on top of each bar. For example, 107 logic faults were encountered while simulating bridge 5, of which 20% are detected by the test. In contrast, bridge 27 has only 6 logic faults and all of them are detected by the test. Where the dark bars are at full height (bridge 23-28) there is full coverage of the logic faults. In contrast, bridge 1 only covers 3% of the logic faults. The remaining 97% of the logic faults (light bar) are not covered by the test, which was generated based on nominal process parameters. It should be noted that the logic fault coverage, as influenced by process variation, depend on the bridges as shown in Figure 6. The results show that process variation causes logic faults that are not detected by the test.

Figure 6: Detected and undetected logic faults on benchmark circuit S838

Figure 7: Robustness for the bridges of benchmark circuit S838

Figure 7 shows the test robustness for each of the 28 bridges. Although bridge 3 and bridge 6 have similar logic fault coverage in Figure 6, it is shown in Figure 7 that bridge 3 has the lowest robustness of all bridges, 0.68, whereas bridge 6 has high robustness, 0.98. This is explained by studying the test escapes for the two bridges as shown in Figure 8. Each dot is a test escape with an amount of undetected bridge resistance and a probability for the corresponding permutation. Both the undetected resistance and the probability of the test escape needs to be high in order to have a high impact on robustness. Dots that are close to the axes have only little impact on robustness.

The amount of undetected resistance for a test escape is the difference between the set of detected bridge resistances (CADI) and the set of bridge resistance that cause malfunction (GADI) and is the cause for reduced defect coverage, see Equation 1. Bridge 3 (left-most graph in Figure 8) has 468 test escapes, of which several have both large amounts of undetected resistance and high probability. These test escapes cause the low robustness. Bridge 6 (middle graph) have 83 test escapes, but they are all of low probability or small amount of defect resistance, compared to bridge 3. That is why the robustness of bridge 6 is high (0.98) in spite of its low logic fault coverage (about 20% in Figure 6). This shows that the test tolerates process variation better for bridge 6 than for bridge 3. Tests with low coverage of process variation induced logic faults may still have high robustness, like bridge 6. Failing to obtain high logic fault coverage does not necessarily mean compromise in test quality. Consider bridge 22, although it has higher logic

Figure 8: Test escapes of bridge 3, 6 and 22

Figure 9: Probability of defect coverage for bridge 3, 6 and 22 of design S838

fault coverage than bridge 6 in Figure 6, it has less robustness (0.91) than bridge 6 (0.98), as can be seen in Figure 7. Bridge 22 has only one logic fault out of 15 that is not covered. In Figure 8 fault causes test escape for 48 out of the 160 permutations. Some of these escapes have high probabilities and large amounts of undetected defect resistance which leads to reduced robustness. This shows that tests with high (but not full) logic fault coverage may still have low robustness, as the case with bridge 22.

To analyze how robustness relates to defect coverage, consider Figure 9 which shows the defect coverage probability distribution of the given test for bridges 3, 6 and 22. The bars represent the probability of permutations (vertical axis) with corresponding defect coverage (horizontal axis). Bridge 3 has nearly 0.48 probability of defect coverage in 95% to 100% and ≈ 0.22 probability of zero defect coverage, reflected by a robustness of 0.68. Bridge 6 has a high probability of full defect coverage, ≈ 0.88 (middle graph) and 0.98 robustness. Furthermore, bridge 22, has ≈ 0.73 probability of full defect coverage (right-most graph) and 0.91 robustness. These results demonstrate that low robustness corresponds to low probability of full defect coverage.

Experiment 2

The robustness was calculated for process variation unaware bridge fault tests for ISCAS benchmarks in order to quantify the impact of process variation on test quality. Table 3 shows for each design the number of gates, the number of bridge locations, the number of test patterns and the average robustness for the bridges. For example, S838 has 265 gates, 28 bridge locations and a test with 10 test patterns. The test has the lowest robustness in the table, 0.915 and is the smallest test. It can be seen in Table 3, that tests

Table 3: Robustness for benchmark tests

Design	Gates	Bridges	Test size	Robustness
C432	176	37	30	0.964
C499	211	108	37	0.961
C880	323	96	46	0.988
C1355	307	111	46	0.973
C1908	278	154	55	0.974
C2670	500	154	68	0.983
C3540	1001	695	137	0.997
C7552	1420	1133	211	0.994
S641	177	44	19	0.965
S838	265	28	10	0.915
S1488	723	873	123	0.997
S5378	1410	727	167	0.996
S9234	1062	318	88	0.984

Average robustness 0.976

with high robustness also have many test patterns, for example C3540, C7552, S1488 and S5378, all with >0.99 robustness and >100 test patterns. This indicates that the majority of process variation induced logic faults are easy to detect in these designs. Where there are many easy-to-detect faults, large test sets contribute to the logic fault coverage by accidental detection (tests generated for the nominal set of logic faults also detect some logic faults that are due to variation). Thus, large test sets and a majority of logic faults due to process variation that are easy to detect, explain the high robustness. In the case of C3540, C7552, S1488 and S5378, the impact of process variation on test quality is minimized by the test sets. Table 3 also shows some small test sets, such as the 10 test patterns for design S838, with low robustness. For small test sets, there is less opportunity for accidental detection. To increase the robustness of such tests, additional test patterns that target the remaining test escapes are required. In the case of S838, such additional test patterns would make the dark bars in Figure 6 higher (increased logic fault coverage) and there would be less dots representing test escapes (Figure 8), because they correspond to undetected logic faults, some of which would be detected by the added test patterns. As a result, the probability of full defect coverage would increase compared to the bars shown in Figure 9.

7 Conclusion

This paper presented the first investigation into the impact of process variation on test quality in the context of resistive bridging faults. By considering two parameters (logic threshold voltage and gate drive strength) that are influenced by process variation, we have shown how the logic behavior of resistive bridging faults is affected. We proposed a robustness metric that quantifies the impact of process variation on test quality. It was found that some bridges are sensitive to process variation in terms of logic behavior. However, a test with high robustness does not necessarily have to target all logic faults, but has to target the most probable logic faults and the logic faults that cor-

responds to significant amounts of otherwise undetected defect resistance. Experimental results for synthesized ISCAS designs with realistic bridge locations for a 45nm gate library demonstrate that large test sets are more robust than small test sets. For tests with low robustness, there is a need for additional test patterns targeting test escapes, so that the impact of process variation on bridge defect coverage is minimized. Continuing work involves developing process variation aware generation of such test patterns.

Acknowledgement

We are thankful to S.S. Khursheed and Dr. H.E. Oldham for useful discussions and to EPSRC(UK) for funding this work under grant no. EP/DO57663/1.

References

- [1] M. Renovell, P. Huc, and Y. Bertrand, "The concept of resistance interval: a new parametric model for realistic resistive bridging fault," in *VTS*, Apr. 1995, pp. 184–189.
- [2] P. Engelke, I. Polian, M. Renovell, and B. Becker, "Automatic test pattern generation for resistive bridging faults," *JETTA*, vol. 22, pp. 61–69, Feb. 2006.
- [3] S. Khursheed, U. Ingelsson, P. Rosinger, B. M. Al-Hashimi, and P. Harrod, "Bridging fault test method with adaptive power management awareness," *IEEE TCAD*, vol. 27, no. 6, pp. 1117–1127, Jun. 2008.
- [4] M. Favalli and M. Dalpasso, "Bridging fault modeling and simulation for deep submicron CMOS ICs," *IEEE TCAD*, vol. 21, pp. 941–953, Aug. 2002.
- [5] —, "High quality test vectors for bridging faults in the presence of ic's parameters variations," in *DFT*, Sep. 2007, pp. 448–456.
- [6] X. Lu, Z. Li, W. Qiu, D. Walker, and W. Shi, "Longest-path selection for delay test under process variation," *IEEE TCAD*, vol. 24, no. 12, pp. 1924–1929, Dec. 2005.
- [7] P. Nigh and A. Gattiker, "Test method evaluation experiments & data," in *ITC*, Oct. 2000, pp. 454–463.
- [8] M. Renovell, F. Azais, and Y. Bertrand, "Test escapes: analysis of short defect," in *Symp. on Integrated Circuits and Systems Design*, Oct. 1999, pp. 160–163.
- [9] "OSU FreePDK," Oklahoma State University, 2008. <http://avatar.ecen.okstate.edu/projects/scells/>
- [10] M. Bühler, J. Koehl, J. Bickford, J. Hibbeler, U. Schlichtmann, R. Sommer, M. Pronath, and A. Ripp, "DFM/DFY design for manufacturability and yield - influence of process variations in digital, analog and mixed-signal circuit design," in *DATE*, Mar. 2006, pp. 387–392.
- [11] K. J. Kuhn, "Reducing variation in advanced logic technologies: approaches to process and design for manufacturability of nanoscale CMOS," in *Int'l Electron Devices Meeting*, Dec. 2007, pp. 471–474.
- [12] "Predictive technology model," Released by Arizona State University, Apr. 2008. <http://www.eas.asu.edu/~ptm>
- [13] A. Asenov, "Random dopant induced threshold voltage lowering and fluctuations in sub-0.1µm MOSFETs," *Transactions on electron devices*, vol. 45, no. 12, pp. 2505–2513, Dec. 1998.