

# Engineering of Heterostructured Tunnel Barrier for Non-Volatile Memory Applications: Potential of Pr-based Heterostructured Barrier as a Tunneling Oxide

Tomoyuki Kurihara<sup>1,2</sup>, Yohei Nagahama<sup>1,2</sup>, Daisuke Kobayashi<sup>1,4</sup>, Hiroki Niikura<sup>1,2</sup>, Yoshishige Tsuchiya<sup>3</sup>, Hiroshi Mizuta<sup>2,3</sup>, Hiroshi Nohira<sup>4</sup>, Ken Uchida<sup>2</sup>, and Shunri Oda<sup>1,2</sup>  
QNERC, Tokyo Tech.<sup>1</sup>, Dept. of Phys. Elec., Tokyo Tech.<sup>2</sup>, Univ. of Southampton<sup>3</sup>, and Tokyo City Univ.<sup>4</sup>  
2-12-1, O-okayama, Meguro-ku, Tokyo 152-8552, Japan  
Phone:+81-3-5734-3854 FAX:+81-3-5734-2542 E-mail:kurihara@neo.pe.titech.ac.jp

## 1. Introduction

The trade-off between longer retention time (lower leakage at lower voltage) and faster writing/erasing speed (higher current at higher voltage) has been a critical issue in designing floating-gate-type NVM (nonvolatile memory). To obtain lower leakage and larger writing/erasing current, engineered tunnel barrier structures in place of a single SiO<sub>2</sub> barrier<sup>[1][2]</sup> were proposed. The SiO<sub>2</sub>/high- $\kappa$ /SiO<sub>2</sub> heterostructure enables both lower leakage and larger writing/erasing current, thanks to the recessed conduction band profile<sup>[3][6]</sup> (Fig. 1). Fig. 2 shows the simulated  $J$ - $V$  characteristics both for a heterostructured barrier and a single SiO<sub>2</sub> barrier, clearly demonstrating the advantage of the heterostructured barrier in terms of the leakage and the writing/erasing current. Furthermore, thanks to the high dielectric constant of high- $\kappa$  film, total EOT can be substantially reduced, leading to a better scalability of flash memories.

However, although a variety of high- $\kappa$  materials, such as HfO<sub>2</sub>, ZrO<sub>2</sub>, Al<sub>2</sub>O<sub>3</sub>, La<sub>2</sub>O<sub>3</sub>, Pr<sub>2</sub>O<sub>3</sub>, is proposed for CMOS applications, no guiding principle for the selection of high- $\kappa$  materials for NVM heterostructured barriers is available.

In this paper, the potential of high- $\kappa$  materials as the heterostructured barriers is firstly studied using the quantum  $J$ - $V$  simulator in terms of dielectric constant and thickness. After that, the Pr-oxide based heterostructures are fabricated and characterized experimentally.

## 2. Optimization of heterostructures by simulation

Tunneling current densities  $J_t$  through heterostructured barriers were calculated solving the Schrödinger and Poisson's equations in a self-consistent manner. Material parameters such as the dielectric constant  $\kappa$ , the conduction band offset to Si  $\Delta E_c$ , and thickness  $T_{\text{high-}\kappa}$  are varied.

Figure 3 shows the  $J_t$  -  $V$  characteristics simulated for various  $\kappa$  values. A larger  $\kappa$  results in larger tunneling current in the high  $V$  region, meaning that the larger  $\kappa$  is better for the writing/erasing operations.

$J_t$ - $V$  characteristics for various  $\Delta E_c$  are shown in Fig. 4. A smaller  $\Delta E_c$  lowers the turn-on voltage and steepens the slope simultaneously; smaller  $\Delta E_c$  is good to lower writing/erasing voltage. However, an excessive reduction in  $\Delta E_c$  results in a large disturbance during the readout operations because it turns on the current at a low voltage even if a thick high- $\kappa$  film is employed. It is therefore vital to use  $\Delta E_c$  about 1.0 eV.

Figure 5 shows  $J_t$ - $V$  characteristics for various  $T_{\text{high-}\kappa}$ . Thicker  $T_{\text{high-}\kappa}$  reduces the  $J_t$  only at the lower voltage region; thicker  $T_{\text{high-}\kappa}$  is better in terms of retention, whereas it is worse in terms of EOT. Therefore as thin as possible  $T_{\text{high-}\kappa}$  which can reduce leakage enough at the lower voltage region is required to attain thinner EOT.

These results manifest the heterostructures should simultaneously meet both a large  $\kappa$  and a smaller  $\Delta E_c$  which is also required to be greater than 1.0 eV. Pr<sub>2</sub>O<sub>3</sub> has the  $\kappa$  value of about 30 and the  $\Delta E_c$  of about 1.0 eV<sup>[7]</sup>. Therefore we selected Pr<sub>2</sub>O<sub>3</sub> as one of the most suitable materials for the engineered heterostructured tunnel barrier.

## 3. Fabrication and characterization of heterostructures

The MOCVD method with Pr(EtCp)<sub>3</sub> as a source material and O<sub>2</sub> as an oxidant was employed to grow Pr-oxide films. On the 1-nm or 2-nm SiO<sub>2</sub> grown on p-type 0.1- $\Omega$ cm Si substrate, Pr-oxides were deposited at the temperature of 350 °C and the pressure of 2.0 Torr. The other SiO<sub>2</sub> film is deposited on top of the Pr-oxide films without exposure to the atmosphere by using the LPCVD method with SiH(NEtMe)<sub>3</sub> as a source material and O<sub>3</sub> as an oxidant at the temperature of 300 °C, and the pressure of 2.0 Torr.

The XPS spectra for SiO<sub>2</sub>(1 nm), Pr-oxide(4 nm)/SiO<sub>2</sub>(1 nm), and SiO<sub>2</sub>(1 nm)/Pr-oxide (4 nm)/SiO<sub>2</sub>(1 nm) measured by SSX100 are shown in Figs. 6 and 7. After Pr-oxide deposition, there was virtually less increase of interfacial layer at 103.4 eV in Fig. 6, and less noticeable Pr-silicate peak in Fig. 7. These results indicate less detectable interface layer increment. For more detailed discussion on the interface layer, the XPS with a higher resolution such as ESCA300 is required. After SiO<sub>2</sub> deposition, a strong peak of not the Pr-Silicate but the SiO<sub>2</sub> appears at 103.4 eV. Therefore we conclude from the XPS results that the SiO<sub>2</sub>/Pr-Oxide/SiO<sub>2</sub> heterostructure is successfully fabricated with very thin interfacial layers.

The tunneling current density properties of the SiO<sub>2</sub>(2 nm)/Pr-oxide(4 or 8 nm)/SiO<sub>2</sub>(2 nm) heterostructure are shown in Fig. 8. Between the characteristics of two heterostructures, there was no noticeable difference in the current density in the high-voltage region, but that in the low-voltage region was found remarkably suppressed for a thicker Pr-oxide. This is consistent result with Figure 5.

Compared to SiO<sub>2</sub>, the on-off ratios observed for the heterostructures are much larger. This is also a unique feature of the heterostructured tunnel barrier. From these results, we conclude that the SiO<sub>2</sub>/Pr-oxide/SiO<sub>2</sub> stacks were successfully engineered with the electrical properties suitable for the nonvolatile memory applications.

## 4. Conclusion

It was clarified by using the simulation that larger dielectric constants and  $\Delta E_c$  about 1.0 eV are demanded for the heterostructured tunnel barrier, and Pr<sub>2</sub>O<sub>3</sub> is one of the best materials. The SiO<sub>2</sub>/Pr-oxide/SiO<sub>2</sub> heterostructures were successfully fabricated, and their excellent electric characteristics as a heterostructured tunnel barrier were demonstrated.

## Acknowledgement

The authors really thank Prof. K. Yamada and Prof. K. Ohmori for providing substrates.

## References

- [1] R. Ohba *et al.*, IEDM(2000)
- [2] K. K. Likharev, APL, **73**, p.2137 (1998)
- [3] B. Govoreanu *et al.*, IEEE EDL, **24**, p.99 (2003)
- [4] Y. Tsuchiya *et al.*, SiNW, p.145 (2007)
- [5] P. Blomme *et al.*, NVSMW (2006)
- [6] M. Specht *et al.*, Proc. 32th ESSDERC p.599 (2002),
- [7] H.J. Osten *et al.*, APL, **80**, p.297 (2002)




Figure 1 : Band diagram of Heterostructured tunnel barrier




Figure 2 : comparing of tunneling current density of Heterostructured tunnel barrier and SiO<sub>2</sub>




Figure 3 : tunneling current dependent on dielectric constants




Figure 4 : tunneling current dependent on band offsets




Figure 5 : tunneling current dependent on high-*k*




Figure 6 : Si<sub>2p</sub> XPS Spectra of heterostructure




Figure 7 : O<sub>1s</sub> XPS Spectra of Pr-oxide/SiO<sub>2</sub> stack




Figure 8 : electrical characteristics of fabricated heterostructures