Accelerating CMOS Device Model Evaluation Using Multi-FPGA Systems
Accelerating CMOS Device Model Evaluation Using Multi-FPGA Systems
Recently, FPGAs have been integrated into HPC clusters in order to boost their computational performance while reducing the power consumption significantly. EDA tools and algorithms are example applications which are demanding more computational power due to the current increase in complexity of analogue and mixed-signal chips. This made transistor-level simulation a growing bottleneck in the integrated circuit development process. This paper discusses the design and implementation of an FPGA-based reconfigurable system to accelerate the SPICE CMOS LEVEL 3 model device evaluation. The preliminary results showed that the system demonstrated an average speed improvement of up to 12x faster than a software implementation running on an Intel 2.0 GHz based workstation. This result is based on a single FPGA implementation. The paper also outlines the design of the multi-FPGA system to accelerate the CMOS model. The proposed system can be attached as a high speed co-processor to boost the SPICE simulation performance.
Maache, Ahmed
bf5bff0a-4bdb-44d1-89ae-df1dc89163c4
Reeve, Jeff
dd909010-7d44-44ea-83fe-a09e4d492618
Zwolinski, Mark
adfcb8e7-877f-4bd7-9b55-7553b6cb3ea0
23 September 2009
Maache, Ahmed
bf5bff0a-4bdb-44d1-89ae-df1dc89163c4
Reeve, Jeff
dd909010-7d44-44ea-83fe-a09e4d492618
Zwolinski, Mark
adfcb8e7-877f-4bd7-9b55-7553b6cb3ea0
Maache, Ahmed, Reeve, Jeff and Zwolinski, Mark
(2009)
Accelerating CMOS Device Model Evaluation Using Multi-FPGA Systems.
Fifth UK Embedded Forum, Leicester, United Kingdom.
23 - 24 Sep 2009.
Record type:
Conference or Workshop Item
(Other)
Abstract
Recently, FPGAs have been integrated into HPC clusters in order to boost their computational performance while reducing the power consumption significantly. EDA tools and algorithms are example applications which are demanding more computational power due to the current increase in complexity of analogue and mixed-signal chips. This made transistor-level simulation a growing bottleneck in the integrated circuit development process. This paper discusses the design and implementation of an FPGA-based reconfigurable system to accelerate the SPICE CMOS LEVEL 3 model device evaluation. The preliminary results showed that the system demonstrated an average speed improvement of up to 12x faster than a software implementation running on an Intel 2.0 GHz based workstation. This result is based on a single FPGA implementation. The paper also outlines the design of the multi-FPGA system to accelerate the CMOS model. The proposed system can be attached as a high speed co-processor to boost the SPICE simulation performance.
Text
aMaache-ukef09.pdf
- Version of Record
Restricted to Registered users only
Request a copy
More information
Published date: 23 September 2009
Additional Information:
Event Dates: 23-24 September 2009
Venue - Dates:
Fifth UK Embedded Forum, Leicester, United Kingdom, 2009-09-23 - 2009-09-24
Organisations:
EEE
Identifiers
Local EPrints ID: 268044
URI: http://eprints.soton.ac.uk/id/eprint/268044
PURE UUID: d6ed781f-66a8-4011-b6e4-d5d6bb6d1e41
Catalogue record
Date deposited: 13 Oct 2009 13:59
Last modified: 15 Mar 2024 02:39
Export record
Contributors
Author:
Ahmed Maache
Author:
Jeff Reeve
Author:
Mark Zwolinski
Download statistics
Downloads from ePrints over the past year. Other digital versions may also be available to download e.g. from the publisher's website.
View more statistics