Improved 6.7 GHz CMOS VCO delay cell with up to seven octave tuning

Wilcock, R. and Wilson, P. (2008) Improved 6.7 GHz CMOS VCO delay cell with up to seven octave tuning ISCAS 2008. 2008 IEEE International Symposium on Circuits and Systems, pp. 444-7.


Full text not available from this repository.


The choice facing most VCO and PLL designers in modern CMOS processes is whether to use LC oscillators with large area and low phase noise, or to use an inverter based all transistor solution with poor phase noise, but much smaller size. This paper makes significant progress in closing the gap in performance between the inverter based and LC approaches. A novel double feedback dual inverter delay cell is proposed that achieves a significantly wider tuning range than previously reported whilst maintaining excellent phase noise performance. A design methodology is presented that includes noise analysis relating transistor level dimensions to the predicted phase noise performance. Two 120 nm 1.2 V design examples demonstrate that VCOs based on the improved delay cell can reach frequencies in excess of 6.7 GHz, and that tuning ranges of over 7 octaves can be achieved.

Item Type: Article
Additional Information: Imported from ISI Web of Science
Organisations: Electronics & Computer Science
ePrint ID: 269356
Date :
Date Event
Date Deposited: 21 Apr 2010 07:46
Last Modified: 17 Apr 2017 18:29
Further Information:Google Scholar

Actions (login required)

View Item View Item