Gate-sizing-based single Vdd test for bridge defects in multi-voltage designs

Khursheed, Syed Saqib, Al-Hashimi, Bashir, Chakrabarty, Krishnendu and Harrod, Peter (2010) Gate-sizing-based single Vdd test for bridge defects in multi-voltage designs IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 29, (9), pp. 1409-1421. (doi:10.1109/TCAD.2010.2059310).


[img] PDF 5729.pdf - Accepted Manuscript
Download (551kB)


The use of multiple voltage settings for dynamic power management is an effective design technique. Recent research has shown that testing for resistive bridging faults in such designs requires more than one voltage setting for 100% fault coverage; however switching between several supply voltage settings has a detrimental impact on the overall cost of test. This paper proposes an effective gate sizing technique for reducing test cost of multi-Vdd designs with bridge defects. Using synthesized ISCAS and ITC benchmarks and a parametric fault model, experimental results show that for all the circuits, the proposed technique achieves single Vdd test, without affecting the fault coverage of the original test. In addition, the proposed technique performs better in terms of timing, area, and power than the recently proposed test point insertion technique. This is the first reported work that achieves single Vdd test for resistive bridge defects, without compromising fault coverage in multi-Vdd designs.

Item Type: Article
Digital Object Identifier (DOI): doi:10.1109/TCAD.2010.2059310
Keywords: design for testability gate sizing, multiple-V_{rm dd} designs, resistive bridging faults, test cost
Subjects: T Technology > TK Electrical engineering. Electronics Nuclear engineering
Organisations: Electronic & Software Systems
ePrint ID: 270816
Date :
Date Event
19 August 2010e-pub ahead of print
September 2010Published
Date Deposited: 09 Apr 2010 12:22
Last Modified: 17 Apr 2017 18:28
Further Information:Google Scholar

Actions (login required)

View Item View Item