Characterisation of CMOS compatible vertical MOSFETs with new architectures through EKV parameter extraction and RF measurement


Tan, L., Hakim, M.M.A., Connor, S., Bousquet, A., Redman-White, W., Ashburn, P. and Hall, S. (2009) Characterisation of CMOS compatible vertical MOSFETs with new architectures through EKV parameter extraction and RF measurement At Ultimate Integration on Silicon (ULIS) Conference. 18 - 20 Mar 2009. , pp. 165-168.

Download

[img] PDF 2009_Tan_ULIS_EKV_modelling.pdf - Other
Download (645kB)

Description/Abstract

Vertical MOSFETs (VMOSFETs) with channel lengths down to 100nm and reduced overlap parasitic capacitance were fabricated using 0.35?m lithography, with only one extra mask step compared to standard CMOS technology. EKV modelling produced reasonable fitting of the DC and AC characteristics for short channel devices. It is noted that achieving sufficiently long channels in vertical pillar devices is difficult and introduces challenges for accurate and scalable compact modelling. The measured peak fT was 7.8 GHz and is significantly limited by high contact resistance and affected by unoptimised junction formation. The study comprehensively reveals structure issues that affect the RF performance. The performance inhibitors have then been optimised using process and device simulation. It is demonstrated that fT and fMAX based on the measurement and numerical simulation, can reach 30.5GHz, and 41GHz respectively.

Item Type: Conference or Workshop Item (Poster)
Additional Information: Event Dates: 18-20 March
Venue - Dates: Ultimate Integration on Silicon (ULIS) Conference, 2009-03-18 - 2009-03-20
Keywords: vertical MOSFET, EKV
Organisations: Nanoelectronics and Nanotechnology
ePrint ID: 270868
Date :
Date Event
March 2009Published
Date Deposited: 21 Apr 2010 01:46
Last Modified: 17 Apr 2017 18:28
Further Information:Google Scholar
URI: http://eprints.soton.ac.uk/id/eprint/270868

Actions (login required)

View Item View Item