Hakim, M.M.A., Mallik, K., de Groot, C.H., Redman-White, W., Ashburn, P., Tan, L. and Hall, S.
A self-aligned silicidation technology for surround gate vertical MOSFETs
At European Solid State Device Research Conference (ESSDERC), Greece.
14 - 18 Sep 2009.
4 pp, .
- Version of Record
We report for the first time a silicidation technology for surround gate vertical MOSFETs. The technology uses a double spacer comprising a polysilicon spacer for the surround gate and a nitride spacer for the silicidation. Silicided 120nm nchannel devices show a 30% improvement in drive current in comparison to non silicided devices, but this is accompanied by a small degradation in sub-threshold slope and DlBL. This problem is solved using a frame gate architecture in which the pillar sidewalls are protected from the silicidation process. Silicided frame gate transistors show a similar increase in drive current without any significant degradation of sub-threshold slope or DlBL. For a 120 nm channel length, silicided frame gate vertical nMOSFETs show a 30% improvement in the drive current with an excellent sub-threshold slope of 78mV/decade and a DIBL of 30 mVIV. For an 80 nm channel length, a 43% improvement in the drive current is obtained.
Conference or Workshop Item
|Venue - Dates:
||European Solid State Device Research Conference (ESSDERC), Greece, 2009-09-14 - 2009-09-18
||vertical mosfets, silicidation
||Nanoelectronics and Nanotechnology
||21 Apr 2010 02:22
||17 Apr 2017 18:28
|Further Information:||Google Scholar|
Actions (login required)