The University of Southampton
University of Southampton Institutional Repository

Modelling statistical variability within circuits using nano-CMOS technologies

Modelling statistical variability within circuits using nano-CMOS technologies
Modelling statistical variability within circuits using nano-CMOS technologies
Systems have been designed and synthesized using CMOS technology for many years, with improvements in the fabrication process allowing designs to be scaled onto smaller areas with relative ease. The introduction of nano scale CMOS technologies has ended this time of simple scaling, as variations within the silicon now dramatically affect circuit performance and manufacturing yield. These random physical variations cannot be removed from the manufacturing process, requiring that their affects are modelled, predicted and accommodated within the design process. This thesis presents an investigation into the challenges of including these affects within the design process, with a review of the recent research conducted in incorporating variability within timing analysis tools. The conclusion from the literature review is that an accurate, efficient and transparent method of predicting the impact of statistical process variations on the performance of a circuit has not yet been created and adopted by the IC design industry. The investigation begins with the modelling of transistor based statistical process variations at the standard cell level, where it is determined that simple statistical models do not accurately reflect the extremes in performance, and can provide overly pessimistic predictions. The techniques of Monte Carlo Cell Characterisation (MCCC) and Monte Carlo Static Timing Analysis (MCSTA) are introduced as more suitable approaches, which accurately reflect the performance of circuits as modelled by Monte Carlo SPICE simulations, with far less pessimism than the traditional method of Corner Analysis or even modern Statistical Static Timing Analysis. The final section of this thesis focuses on practical implementations of MCSTA, where the sample sizes required to accurately predict circuit behaviour (to within 1% of SPICE)can be reduced to as few as ten, using simple statistical sampling techniques.
Merrett, Michael
bd23c4c9-5603-4946-8b8e-0f76c8184125
Merrett, Michael
bd23c4c9-5603-4946-8b8e-0f76c8184125
Zwolinski, Mark
adfcb8e7-877f-4bd7-9b55-7553b6cb3ea0

(2012) Modelling statistical variability within circuits using nano-CMOS technologies. University of Southampton, Faculty of Physical and Applied Sciences, Doctoral Thesis, 183pp.

Record type: Thesis (Doctoral)

Abstract

Systems have been designed and synthesized using CMOS technology for many years, with improvements in the fabrication process allowing designs to be scaled onto smaller areas with relative ease. The introduction of nano scale CMOS technologies has ended this time of simple scaling, as variations within the silicon now dramatically affect circuit performance and manufacturing yield. These random physical variations cannot be removed from the manufacturing process, requiring that their affects are modelled, predicted and accommodated within the design process. This thesis presents an investigation into the challenges of including these affects within the design process, with a review of the recent research conducted in incorporating variability within timing analysis tools. The conclusion from the literature review is that an accurate, efficient and transparent method of predicting the impact of statistical process variations on the performance of a circuit has not yet been created and adopted by the IC design industry. The investigation begins with the modelling of transistor based statistical process variations at the standard cell level, where it is determined that simple statistical models do not accurately reflect the extremes in performance, and can provide overly pessimistic predictions. The techniques of Monte Carlo Cell Characterisation (MCCC) and Monte Carlo Static Timing Analysis (MCSTA) are introduced as more suitable approaches, which accurately reflect the performance of circuits as modelled by Monte Carlo SPICE simulations, with far less pessimism than the traditional method of Corner Analysis or even modern Statistical Static Timing Analysis. The final section of this thesis focuses on practical implementations of MCSTA, where the sample sizes required to accurately predict circuit behaviour (to within 1% of SPICE)can be reduced to as few as ten, using simple statistical sampling techniques.

PDF
__soton.ac.uk_ude_PersonalFiles_Users_slb1_mydocuments_Merrett_final_thesis.pdf - Other
Download (6MB)

More information

Published date: June 2012
Organisations: University of Southampton, Electronics & Computer Science

Identifiers

Local EPrints ID: 340620
URI: http://eprints.soton.ac.uk/id/eprint/340620
PURE UUID: d9f53490-a0bd-4ccd-9cbb-7e5e797c5753
ORCID for Mark Zwolinski: ORCID iD orcid.org/0000-0002-2230-625X

Catalogue record

Date deposited: 01 Jul 2013 13:07
Last modified: 06 Jun 2018 13:14

Export record

Contributors

Author: Michael Merrett
Thesis advisor: Mark Zwolinski ORCID iD

University divisions

Download statistics

Downloads from ePrints over the past year. Other digital versions may also be available to download e.g. from the publisher's website.

View more statistics

Atom RSS 1.0 RSS 2.0

Contact ePrints Soton: eprints@soton.ac.uk

ePrints Soton supports OAI 2.0 with a base URL of http://eprints.soton.ac.uk/cgi/oai2

This repository has been built using EPrints software, developed at the University of Southampton, but available to everyone to use.

We use cookies to ensure that we give you the best experience on our website. If you continue without changing your settings, we will assume that you are happy to receive cookies on the University of Southampton website.

×