Lin, Yang and Zwolinski, Mark
SETTOFF : a fault tolerant flip-flop for building cost-efficient reliable systems
At IOLTS 2012: 18th IEEE International On-Line Testing Symposium, Spain.
27 - 29 Jun 2012.
Conventional fault tolerance techniques either require big overheads or have limited reliability. We propose a novel fault tolerant flip-flop (SETTOFF) that addresses timing errors and soft errors in one cost-efficient architecture. In SETTOFF, most SEUs are detected by monitoring the illegal transitions at the output of a flip-flop and recovered by inverting the cell state. SETs, timing errors and the other SEUs are detected by a time redundancy-based architecture. For a 10% activity rate, SETTOFF consumes 35.8% and 39.7% more power than a library flip-flop in 120nm and 65nm technologies, respectively. It only consumes about 5.7% more power than the detection based RazorII flip-flop . The result indicates that SETTOFF is suitable for building high reliable systems at lower cost than the traditional techniques.
Conference or Workshop Item
|Venue - Dates:
||IOLTS 2012: 18th IEEE International On-Line Testing Symposium, Spain, 2012-06-27 - 2012-06-29
|27 June 2012||Published|
||09 Aug 2012 11:17
||17 Apr 2017 16:43
|Further Information:||Google Scholar|
Actions (login required)