Design and control of a grid-connected interleaved inverter
Design and control of a grid-connected interleaved inverter
This paper is concernedwith the design and control of
a three-phase voltage source grid-connected interleaved inverter. This topology enables the use of low-current devices capable of switching at high frequency, which together with the ripple cancelation feature reduces the size of the output filter and the inverter considerably compared to an equivalent classical two-level voltage
source inverter with an LCL output filter using high-current
devices with considerably lower switching frequency. Due to its higher switching frequency and low-filter component values, the interleaved inverter also has a much higher bandwidth than the classical inverter, which improves grid voltage harmonics disturbance rejection and increases the speed of response of the inverter and its capability to ride through grid disturbance (e.g., voltage sags and swells). The paper discusses the selection of the number
of channels and the filter component values of the interleaved inverter. The design of the digital control system is then discussed in detail. Simulation and practical results are presented to validate the design and demonstrate its capabilities.
748-764
Abusara, M. A
20c4be37-d4ce-4891-8a55-801a2159838f
Sharkh, S.M.
c8445516-dafe-41c2-b7e8-c21e295e56b9
January 2013
Abusara, M. A
20c4be37-d4ce-4891-8a55-801a2159838f
Sharkh, S.M.
c8445516-dafe-41c2-b7e8-c21e295e56b9
Abusara, M. A and Sharkh, S.M.
(2013)
Design and control of a grid-connected interleaved inverter.
IEEE Transactions on Power Electronics, 28 (2), .
(doi:10.1109/TPEL.2012.2201505).
Abstract
This paper is concernedwith the design and control of
a three-phase voltage source grid-connected interleaved inverter. This topology enables the use of low-current devices capable of switching at high frequency, which together with the ripple cancelation feature reduces the size of the output filter and the inverter considerably compared to an equivalent classical two-level voltage
source inverter with an LCL output filter using high-current
devices with considerably lower switching frequency. Due to its higher switching frequency and low-filter component values, the interleaved inverter also has a much higher bandwidth than the classical inverter, which improves grid voltage harmonics disturbance rejection and increases the speed of response of the inverter and its capability to ride through grid disturbance (e.g., voltage sags and swells). The paper discusses the selection of the number
of channels and the filter component values of the interleaved inverter. The design of the digital control system is then discussed in detail. Simulation and practical results are presented to validate the design and demonstrate its capabilities.
Text
2012_-_Abusara_and_Sharkh-_IEEE_TPE_-_Interleaved_inverter.pdf
- Version of Record
Restricted to Repository staff only
Request a copy
More information
Published date: January 2013
Organisations:
Mechatronics
Identifiers
Local EPrints ID: 343760
URI: http://eprints.soton.ac.uk/id/eprint/343760
ISSN: 0885-8993
PURE UUID: 0422aef7-d2c6-45ce-a781-dcefb702f230
Catalogue record
Date deposited: 09 Oct 2012 16:29
Last modified: 15 Mar 2024 02:48
Export record
Altmetrics
Contributors
Author:
M. A Abusara
Download statistics
Downloads from ePrints over the past year. Other digital versions may also be available to download e.g. from the publisher's website.
View more statistics