Design and control of a grid-connected interleaved inverter

Abusara, M. A and Sharkh, S.M. (2013) Design and control of a grid-connected interleaved inverter IEEE Transactions on Power Electronics, 28, (2), pp. 748-764. (doi:10.1109/TPEL.2012.2201505).


[img] PDF 2012_-_Abusara_and_Sharkh-_IEEE_TPE_-_Interleaved_inverter.pdf - Version of Record
Restricted to Repository staff only

Download (2MB)


This paper is concernedwith the design and control of
a three-phase voltage source grid-connected interleaved inverter. This topology enables the use of low-current devices capable of switching at high frequency, which together with the ripple cancelation feature reduces the size of the output filter and the inverter considerably compared to an equivalent classical two-level voltage
source inverter with an LCL output filter using high-current
devices with considerably lower switching frequency. Due to its higher switching frequency and low-filter component values, the interleaved inverter also has a much higher bandwidth than the classical inverter, which improves grid voltage harmonics disturbance rejection and increases the speed of response of the inverter and its capability to ride through grid disturbance (e.g., voltage sags and swells). The paper discusses the selection of the number
of channels and the filter component values of the interleaved inverter. The design of the digital control system is then discussed in detail. Simulation and practical results are presented to validate the design and demonstrate its capabilities.

Item Type: Article
Digital Object Identifier (DOI): doi:10.1109/TPEL.2012.2201505
ISSNs: 0885-8993 (print)
Organisations: Mechatronics
ePrint ID: 343760
Date :
Date Event
January 2013Published
Date Deposited: 09 Oct 2012 16:29
Last Modified: 17 Apr 2017 16:32
Further Information:Google Scholar

Actions (login required)

View Item View Item