The University of Southampton
University of Southampton Institutional Repository

Investigating behavioural synthesis into bespoke instruction set processors

Investigating behavioural synthesis into bespoke instruction set processors
Investigating behavioural synthesis into bespoke instruction set processors
We propose a new approach to the behavioural synthesis of digital systems for which a synthesis tool has been implemented.

Traditionally, behavioural synthesis tools convert the behaviour of a system into a RTL description, modelling a data-path and a controller. Instead, in the proposed approach, a behavioural description is translated into a RTL description that models a set of Bespoke Instruction Set Processors (BISPs). A BISP is a stripped-down microprocessor, which is composed of the minimal computational resources necessary to implement the
part in the behavioural description from which it is derived. We refer to a BISP as a nano-processor throughout the thesis. This thesis looks at previous research on
behavioural synthesis, describes the new approach and outlines the results of its evaluation and comparison to an existing behavioural synthesis tool. Results show that the new approach is less efficient than the existing technique when applied to small systems. However, the inability to support some VHDL constructs was the main obstacle against
a full evaluation of the new approach.
Belouettar, Abdeldjalil
1571842c-f461-4b33-b5b9-96093a763193
Belouettar, Abdeldjalil
1571842c-f461-4b33-b5b9-96093a763193
Brown, Andrew
5c19e523-65ec-499b-9e7c-91522017d7e0

Belouettar, Abdeldjalil (2013) Investigating behavioural synthesis into bespoke instruction set processors. University of Southampton, Physical Sciences and Engineering, Masters Thesis, 93pp.

Record type: Thesis (Masters)

Abstract

We propose a new approach to the behavioural synthesis of digital systems for which a synthesis tool has been implemented.

Traditionally, behavioural synthesis tools convert the behaviour of a system into a RTL description, modelling a data-path and a controller. Instead, in the proposed approach, a behavioural description is translated into a RTL description that models a set of Bespoke Instruction Set Processors (BISPs). A BISP is a stripped-down microprocessor, which is composed of the minimal computational resources necessary to implement the
part in the behavioural description from which it is derived. We refer to a BISP as a nano-processor throughout the thesis. This thesis looks at previous research on
behavioural synthesis, describes the new approach and outlines the results of its evaluation and comparison to an existing behavioural synthesis tool. Results show that the new approach is less efficient than the existing technique when applied to small systems. However, the inability to support some VHDL constructs was the main obstacle against
a full evaluation of the new approach.

PDF
Belouettar.pdf - Other
Download (1MB)

More information

Published date: November 2013
Organisations: University of Southampton, Electronics & Computer Science

Identifiers

Local EPrints ID: 363094
URI: https://eprints.soton.ac.uk/id/eprint/363094
PURE UUID: 46dff3d2-a94d-4a0f-94c9-ec1d66900175

Catalogue record

Date deposited: 25 Mar 2014 15:04
Last modified: 18 Jul 2017 02:43

Export record

Download statistics

Downloads from ePrints over the past year. Other digital versions may also be available to download e.g. from the publisher's website.

View more statistics

Atom RSS 1.0 RSS 2.0

Contact ePrints Soton: eprints@soton.ac.uk

ePrints Soton supports OAI 2.0 with a base URL of https://eprints.soton.ac.uk/cgi/oai2

This repository has been built using EPrints software, developed at the University of Southampton, but available to everyone to use.

We use cookies to ensure that we give you the best experience on our website. If you continue without changing your settings, we will assume that you are happy to receive cookies on the University of Southampton website.

×