An energy efficient radiation hardened register file architecture
An energy efficient radiation hardened register file architecture
CMOS technology scaling has significantly increased the susceptibility of microprocessors to radiation-induced soft errors. The register file is one of the most vulnerable blocks since it stores intermediate execution results and is frequently accessed. Conventional error-tolerance techniques, such as ECC, require large power and performance penalties to protect the register file. This paper proposes a novel, radiation-hardened register file architecture based on SETTOFF, a Soft Error and Timing error Tolerant Flip-Flop. The proposed register file significantly improves the error-tolerant capability over ECC, since it can efficiently handle Multiple-Bit-Upsets (MBUs), and can also tolerate both the SEUs occurred inside the register, and the captured SETs originated in the preceding logic. Compared with ECC,the power overhead of the proposed register file is reduced by over 50%. In addition, a novel reliability metric called the radiation-induced failure rate is developed which can quantitatively evaluate the reliability of radiation hardened techniques. Our analysis shows that the proposed register file can reduce the multiple-SEU failure rate to 0, and significantly reduce the multiple-SET failure rate.
Lin, Yang
d4e84e6a-39d9-4608-af5b-6d5d0fedb38f
Zwolinski, Mark
adfcb8e7-877f-4bd7-9b55-7553b6cb3ea0
Halak, Basel
8221f839-0dfd-4f81-9865-37def5f79f33
March 2014
Lin, Yang
d4e84e6a-39d9-4608-af5b-6d5d0fedb38f
Zwolinski, Mark
adfcb8e7-877f-4bd7-9b55-7553b6cb3ea0
Halak, Basel
8221f839-0dfd-4f81-9865-37def5f79f33
Lin, Yang, Zwolinski, Mark and Halak, Basel
(2014)
An energy efficient radiation hardened register file architecture.
Designing with Uncertainty - Opportunities & Challenges Workshop, York, United Kingdom.
17 - 19 Mar 2014.
3 pp
.
Record type:
Conference or Workshop Item
(Paper)
Abstract
CMOS technology scaling has significantly increased the susceptibility of microprocessors to radiation-induced soft errors. The register file is one of the most vulnerable blocks since it stores intermediate execution results and is frequently accessed. Conventional error-tolerance techniques, such as ECC, require large power and performance penalties to protect the register file. This paper proposes a novel, radiation-hardened register file architecture based on SETTOFF, a Soft Error and Timing error Tolerant Flip-Flop. The proposed register file significantly improves the error-tolerant capability over ECC, since it can efficiently handle Multiple-Bit-Upsets (MBUs), and can also tolerate both the SEUs occurred inside the register, and the captured SETs originated in the preceding logic. Compared with ECC,the power overhead of the proposed register file is reduced by over 50%. In addition, a novel reliability metric called the radiation-induced failure rate is developed which can quantitatively evaluate the reliability of radiation hardened techniques. Our analysis shows that the proposed register file can reduce the multiple-SEU failure rate to 0, and significantly reduce the multiple-SET failure rate.
This record has no associated files available for download.
More information
Published date: March 2014
Venue - Dates:
Designing with Uncertainty - Opportunities & Challenges Workshop, York, United Kingdom, 2014-03-17 - 2014-03-19
Organisations:
EEE
Identifiers
Local EPrints ID: 363799
URI: http://eprints.soton.ac.uk/id/eprint/363799
PURE UUID: 86f938af-ed48-4800-960f-2ae6759c7c53
Catalogue record
Date deposited: 03 Apr 2014 14:37
Last modified: 12 Dec 2021 02:37
Export record
Contributors
Author:
Yang Lin
Author:
Mark Zwolinski
Author:
Basel Halak
Download statistics
Downloads from ePrints over the past year. Other digital versions may also be available to download e.g. from the publisher's website.
View more statistics