

A novel top-down fabrication process for $\text{Ge}_2\text{Sb}_2\text{Te}_5$ phase change material nanowires

Ruomeng Huang, Kai Sun, Kian S. Kiang, Ruiqi Chen, Yudong Wang and CH "Kees" De Groot
School of Electronics and Computer Science
University of Southampton
Southampton, United Kingdom
rh3g09@ecs.soton.ac.uk

Behrad Gholipour and Daniel W. Hewak
Optoelectronics Research Centre
School of Electronics and Computer Science
University of Southampton
Southampton, United Kingdom

Andrew L. Hector and Gillian Reid
School of Chemistry
University of Southampton
Southampton, United Kingdom

Abstract—A novel e-beam free, top-down spacer etch process was used to fabricate sub-hundred nanometer $\text{Ge}_2\text{Sb}_2\text{Te}_5$ phase change nanowires. Nanowires with a cross-section dimension of $50 \text{ nm} \times 100 \text{ nm}$ (width \times height) were obtained and phase change functionality demonstrated.

Keywords—phase change materials; nanowire; spacer etch

I. INTRODUCTION

Phase change random access memory is considered as one of the most promising candidates for next generation non-volatile solid-state memory due to its outstanding performance, which includes non-volatility, high scalability, high speed, low power, low cost, and compatibility with CMOS process [1].

Nanowires-based technology is a powerful approach to assemble memory devices in ultra-small scales for their sub-lithographic size and unique geometry. It provides the potential for high scaled phase change memory devices and multilevel memory applications. Single-crystal nanowires based on different phase change materials such as GeTe [2-6], GeSb [7], $\text{Ge}_2\text{Sb}_2\text{Te}_5$ [8-11], $\text{Ge}_1\text{Sb}_2\text{Te}_4$ [12] and In_2Se_3 [13] have been previously synthesized and demonstrated a nano-second level switching time at very low powers, suggesting that the nanowires could be ideal for data storage devices.

Up to now, most of the methods used to synthesis phase change nanowires are based on bottom-up technology such as thermal evaporation method under vapor-liquid-solid (VLS) mechanism [3, 9, 10, 12, 14] and metal organic chemical vapor deposition (MOCVD) [13]. However, this technology suffers from, disadvantages such as poor nanowire diameter/position control, non-CMOS-compatibility and poor reproducibility. On the contrary, a top-down technology offers better control over the fabrication process and is highly reproducible and CMOS-compatible. The top-down fabrication is also more favorable in manufacturing. The conventional way for top-down nanowire fabrication by e-beam lithography induces a high cost with low

efficiency. In this work, we propose to use a spacer etch process to fabricate phase change nanowires. This spacer etch is a novel technique and can be used as a low-cost alternative to e-beam lithography for sub-hundred nanometre nanowire fabrication. Unlike bottom-up technology, it is compatible with current CMOS process and the geometry and location of the nanowires can be precisely controlled.

II. EXPERIMENTAL SECTION

The overall fabrication processes is described in Fig. 1(a)-1(e). A 400 nm thermal SiO_2 was first grown on a pre-cleaned Si wafer [Fig. 1(a)]. This layer was then patterned with a photolithography process using a pre-designed mask [Fig. 1(b)] and was followed by a reactive ion etching of the SiO_2 to create a trench with a depth of 100 nm [Fig. 1(c)]. The photolithography was carried out using an EVG620TB with a




Figure 1. Fabrication process of spacer etch $\text{Ge}_2\text{Sb}_2\text{Te}_5$ nanowire.

positive resist S1813. The etching was performed by a RIE80+with CHF_3 and Ar.

After resist stripping, an amorphous $\text{Ge}_2\text{Sb}_2\text{Te}_5$ (GST) layer with a thickness of 100 nm was deposited on the etched SiO_2 by RF sputtering in a Nano 38 system (Kurt J. Lesker, USA) from targets of the composition $\text{Ge}_2\text{Sb}_2\text{Te}_5$ at a power of 45W [Fig. 1(d)]. The SiO_2 trenches created in the previous process serve as a step for the following spacer etch. The GST nanowire can then be obtained by an anisotropic etching process. Ion beam etching was chosen in this work to etch the GST as it provides high uniformity and repeatability. The nature of the process and its non-selectivity results in the GST at the SiO_2 step forming the desired nanowire [Fig. 1(f)]. In this work, the nanowires were formed using Ionfab ion beam etcher by Oxford Instrument Plasma Technology. The etch condition was set to with a RF power of 700 W, a beam current of 300 mA, beam voltage of 500 V and an acceleration voltage of 400 V.

To characterize the electrical behaviour of the nanowire, TiN electrodes were deposited and patterned on the two sides of the SiO_2 trench by photolithography and lift-off processes using a negative AZ2070 resist. The electrical characterization was carried out with a Cascade probe station and Agilent B1500A semiconductor device analyser.

III. RESULTS AND DISCUSSION

Fig. 2(a) shows a cross-section SEM image of a sample after GST film deposition over the SiO_2 step. The GST layer can be identified on top of the thermal oxide layer and is about 110 nm in thickness. The GST film thickness on the sidewall was measured to be 50 nm and is reduced due to the non-conformity of the sputtering process. This region of the GST will eventually form the spacer nanowire after etching.

Fig. 2(b) shows the cross-section SEM image of the sample after 30 seconds etch. A clear decrease of the GST layer thickness can be observed. Additional etching of 20 seconds further decreased the film thickness while the GST along the sidewall remained untouched as shown in Fig.2(c). After another 30 seconds etch, the GST on the planar surface has been completely removed [Fig. 2(d)], leaving a GST nanowire along the SiO_2 step. The dimension of the nanowire was measured to be 50 nm \times 100 nm (width \times height) which match the GST film thickness on the sidewall and the SiO_2 trench depth, respectively, indicating that the nanowire dimensions can be precisely controlled by the fabrication process. The nanowire height is determined by the height of SiO_2 step and can be controlled during the RIE process. The nanowire width is tuneable through the thickness of the deposited GST layer. The nanowire length is determined by the length of SiO_2 trench. In an actual device, the active nanowire length is then determined by the distance between two electrodes.

The continuity of the nanowires was investigated by observation under optical microscope. Fig. 3 shows the optical Nomarski micrographs of spacer etched GST nanowires. A clear contrast can be observed between the SiO_2 trenches and the GST nanowires adjacent to their boundaries. All nanowires appear to be continuous with no evidence of breaks.




Figure 2. Cross-section SEM images of samples (a) before GST spacer etch, (b) after a 30 seconds etch, (c) after a 50 seconds etch and (d) after a 80 seconds etch.

Fig. 4(a) shows the top-view SEM of a nanowire device which contains 16 GST nanowires with an active length of 16 μm . Fig. 4(b) shows zoomed in SEM image of the device where the GST nanowire can be clearly observed. The width of the nanowire measured from this top-view SEM is 48 nm which matches the data obtained from the cross-section SEM. It is worth mentioning that the nanowire shows some roughness which is attributed to the roughness of the SiO_2 trench. This could be further improved through the photolithography process.

The potential degradation of the GST material during the ion beam etching process was monitored by electrical characterizations on devices. The devices were first measured




Figure 3. Nomarski optical micrograph of spacer etch GST nanowire.




Figure 4. Top-view SEM images of (a) a spacer etch GST nanowire device which contains 16 GST nanowires with an active length of 16 μm and (b) a single spacer etch GST nanowire.

in amorphous (as-deposited) state and then in crystalline state after annealing them in N_2 atmosphere at 200 $^\circ\text{C}$ (above the crystalline temperature of GST) for 5 minutes. The I-V characteristic is shown in Fig. 5 where a resistance ratio of 1.60×10^3 can be observed between the amorphous and crystalline states. The resistivities were measured to be 0.54 $\Omega \cdot \text{m}$ for the amorphous state and $3.37 \times 10^{-4} \Omega \cdot \text{m}$ for the crystalline state. Both data are in a reasonable agreement with the references [15], indicating that the property of GST has not deteriorated during etching.

IV. CONCLUSION

In this work, a novel e-beam free top-down process to




Figure 5. I-V characteristic of spacer etch GST nanowire before and after annealing.

fabricate GST nanowires is presented. Sub-hundred nanometer GST nanowires have been obtained through an anisotropic ion beam etching of a GST layer deposited on SiO_2 trenches. The dimensions (height, width and length) of the nanowire can be precisely controlled through the fabrication process. The phase change properties of the GST material remains after fabrication as evidence by electrical measurement.

REFERENCES

- [1] S. Raoux, W. Welnic, and D. Ielmini, "Phase change materials and their application to nonvolatile memories," *Chemical Reviews*, vol. 110, pp 240-267, 2010.
- [2] X. Sun, B. Yu, G. Ng, and M. Meyyappan, "One-dimensional phase-change nanostructure: germanium telluride nanowire," *Journal of Physical Chemistry C*, vol. 111, no. 6, pp. 2421-2425, Feb. 2007.
- [3] Dong Yu, Sarah Brittan, Jin Seok Lee, Abram L. Falk, and Hongkun Park, "Minimum voltage for threshold switching in nanoscale phase-change memory," *Nano letters*, vol. 8, no. 10, pp. 3429-33, Oct. 2008.
- [4] Se-Ho Lee, Dong-Kyun Ko, Yeonwoong Jung, and Ritesh Agarwal, "Size-dependent phase transition memory switching behavior and low writing currents in GeTe nanowires," *Applied Physics Letters*, vol. 89, no. 22, pp. 223116, 2006.
- [5] Dong Yu, Junqiao Wu, Qian Gu, and Hongkun Park, "Germanium telluride nanowires and nanohelices with memory-switching behavior.," *Journal of the American Chemical Society*, vol. 128, no. 25, pp. 8148-9, June 2006.

- [6] Stefan Meister, Hailin Peng, and K McIlwrath, "Synthesis and characterization of phase-change nanowires," *Nano Letters*, pp. 2-5, 2006.
- [7] Xuhui Sun, Bin Yu, Garrick Ng, M. Meyyappan, Sanghyun Ju, and David B. Janes, "Germanium Antimonide Phase-Change Nanowires for Memory Applications," *IEEE Transactions on Electron Devices*, vol. 55, no. 11, pp. 3131-3135, Nov. 2008.
- [8] S.H. Lee, Yeonwoong Jung, and Ritesh Agarwal, "Size-dependent surface-induced heterogeneous nucleation driven phase-change in $\text{Ge}_2\text{Sb}_2\text{Te}_5$ Nanowires," *Nano Letters*, vol. 8, no. 10, pp. 3303-3309, 2008.
- [9] Yeonwoong Jung, Se-Ho Lee, Dong-Kyun Ko, and Ritesh Agarwal, "Synthesis and characterization of $\text{Ge}_2\text{Sb}_2\text{Te}_5$ nanowires with memory switching effect," *Journal of the American Chemical Society*, vol. 128, no. 43, pp. 14026-7, Nov. 2006.
- [10] Yeonwoong Jung, Se-Ho Lee, Andrew T Jennings, and Ritesh Agarwal, "Core-shell heterostructured phase change nanowire multistate memory," *Nano letters*, vol. 8, no. 7, pp. 2056-62, July 2008.
- [11] Yeonwoong Jung, Sung-Wook Nam, and Ritesh Agarwal, "High-resolution transmission electron microscopy study of electrically-driven reversible phase change in $\text{Ge}_2\text{Sb}_2\text{Te}_5$ nanowires," *Nano letters*, vol. 11, no. 3, pp. 1364-8, Mar. 2011.
- [12] Massimo Longo, Roberto Fallica, Claudia Wiemer, Olivier Salicio, Marco Fanciulli, Enzo Rotunno, and Laura Lazzarini, "Metal organic chemical vapor deposition of phase change $\text{Ge}_1\text{Sb}_2\text{Te}_4$ nanowires," *Nano letters*, vol. 12, no. 3, pp. 1509-15, Mar. 2012.
- [13] Xuhui Sun, Bin Yu, Garrick Ng, Thuc Dinh Nguyen, and M. Meyyappan, "III-VI compound semiconductor indium selenide (In_2Se_3) nanowires: Synthesis and characterization," *Applied Physics Letters*, vol. 89, no. 23, pp. 233121, 2006.
- [14] D.B. Janes and M. Meyyappan, "Chalcogenide-Nanowire-Based Phase Change Memory," *IEEE Transactions on Nanotechnology*, vol. 7, no. 4, pp. 496-502, July 2008.
- [15] Jie Liu, Bin Yu and M. P. Anantram, "Scaling analysis of nanowire phase-change memory," *IEEE Electron Device Letter*, vol. 32, no. 10, pp. 1340-1342, Oct 2011.