Clock calibration faults and their impact on quality of high performance microprocessors

Metra, Cecilia and Mak, T.M. (2003) Clock calibration faults and their impact on quality of high performance microprocessors. 18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, Boston, United States. 03 - 05 Nov 2003. pp. 63-70 . (doi:10.1109/DFTVS.2003.1250096).

Record type: Conference or Workshop Item (Paper)

Abstract

In this paper we analyze the fault effects of some clock calibration features which are common to today's high performance microprocessors. We show that induced faults with such schemes may give rise to effects that are not detectable by common manufacturing testing (e.g. scan based). However, these faults could seriously impact the microprocessor correct operation, and result in a decrease of product quality. Similar considerations may apply to different microprocessor calibration features. Considering that there is a wide range of process variations on die, as well as across the process, and that very deep sub-micron circuits tend to provide higher levels of performance to the circuits, the use of such on-die calibration features will increase in all segments of design. Proper strategies to test these features cannot be ignored

Text

dfts03-clock.pdf - Version of Record

Restricted to Registered users only

Download (266kB)

Request a copy