The University of Southampton
University of Southampton Institutional Repository

Improving the tolerance of stochastic LDPC decoders to overclocking-induced timing errors: a tutorial and design example

Zuo, Xin, Perez Andrade, Isaac, Maunder, Robert G., Al-Hashimi, Bashir and Hanzo, Lajos (2016) Improving the tolerance of stochastic LDPC decoders to overclocking-induced timing errors: a tutorial and design example IEEE Access, 4, pp. 1607-1629. (doi:10.1109/ACCESS.2016.2550179).

Record type: Article


Channel codes such as Low-Density Parity-Check (LDPC) codes may be employed in wireless communication schemes for correcting transmission errors. This tolerance to channel-induced transmission errors allows the communication schemes to achieve higher transmission throughputs, at the cost of requiring additional processing for performing LDPC decoding. However, this LDPC decoding operation is associated with a potentially inadequate processing throughput, which may constrain the attainable transmission throughput. In order to increase the processing throughput, the clock period may be reduced, albeit this is at the cost of potentially introducing timing errors. Previous research efforts have considered a paucity of solutions for mitigating the occurrence of timing errors in channel decoders, by employing additional circuitry for detecting and correcting these overclocking-induced timing errors. Against this background, in this paper we demonstrate that stochastic LDPC decoders (LDPC-SDs) are capable of exploiting their inherent error correction capability for correcting not only transmission errors, but also timing errors, even without the requirement for additional circuitry. Motivated by this, we provide the first comprehensive tutorial on LDPC-SDs. We also propose a novel design flow for timing-error-tolerant LDPC decoders. We use this to develop a timing error model for LDPC-SDs and investigate how their overall error correction performance is affected by overclocking. Drawing upon our findings, we propose a modified LDPC-SD, having an improved timing error tolerance. In a particular practical scenario, this modification eliminates the approximately 1 dB performance degradation that is suffered by an overclocked LDPC-SD without our modification, enabling the processing throughput to be increased by up to 69.4%, which is achieved without compromising the error correction capability or processing energy consumption of the LDPC-SD.

PDF paper.pdf - Accepted Manuscript
Download (15MB)

More information

Accepted/In Press date: 28 February 2016
Published date: 4 April 2016
Organisations: Southampton Wireless Group


Local EPrints ID: 386027
PURE UUID: 5bafb97d-1b11-4f58-a6a4-a5cc64792a90
ORCID for Robert G. Maunder: ORCID iD

Catalogue record

Date deposited: 05 Apr 2016 15:56
Last modified: 17 Jul 2017 19:52

Export record



Author: Xin Zuo
Author: Isaac Perez Andrade
Author: Robert G. Maunder ORCID iD
Author: Lajos Hanzo

University divisions

Download statistics

Downloads from ePrints over the past year. Other digital versions may also be available to download e.g. from the publisher's website.

View more statistics

Atom RSS 1.0 RSS 2.0

Contact ePrints Soton:

ePrints Soton supports OAI 2.0 with a base URL of

This repository has been built using EPrints software, developed at the University of Southampton, but available to everyone to use.

We use cookies to ensure that we give you the best experience on our website. If you continue without changing your settings, we will assume that you are happy to receive cookies on the University of Southampton website.