The University of Southampton
University of Southampton Institutional Repository

Network-on-chip multicast architectures using hybrid wire and surface-wave interconnects

Network-on-chip multicast architectures using hybrid wire and surface-wave interconnects
Network-on-chip multicast architectures using hybrid wire and surface-wave interconnects
The network-on-chip (NoC) has been introduced as an efficient communication backbone to tackle the increasing challenges of on-chip communication. Nevertheless, merely metalbased NoC implementation offers only limited performance and power scalability in terms of multicast and broadcast traffics. To meet scalability demands, this paper addresses the systemlevel challenges for intra-chip multicast communication in a proposed hybrid interconnects architecture. This hybrid NoC combines and utilizes both regular metal on-chip interconnects and new type of wireless-NoC (WiNoC) which is Zenneck surface wave interconnects (SWI). Moreover, this paper embeds novel multicast routing and arbitration schemes to address system-level multicast-challenges in the proposed architecture. Specifically, a design exploration of contention handling in SWI layer is considered in both centralized and decentralized manners. Consequently, the hybrid wire-SWI architecture avoids overloading the network, alleviates the formation of traffic hotspots and avoid deadlocks that are typically associated with state-of-theart multicast handling. The evaluation is based on a cycleaccurate simulation and hardware description. It demonstrates the effectiveness of the proposed architecture in terms of power consumption (up to around 10x) and performance (around 22x) compared to regular NoCs. These results are achieved with negligible hardware overheads. This study explore promising potential of the proposed architecture for current and future NoC-based many-core processors.
1-12
Karkar, A.
88563887-7459-4686-95d1-3dd7c32809fe
Mak, T.
0f90ac88-f035-4f92-a62a-7eb92406ea53
Tong, K.
71df51fb-9ee8-44e2-b38e-71a79c633dbb
Yakovlev, A.
099d96b3-7313-49b4-8a57-4bc04f07064d
Karkar, A.
88563887-7459-4686-95d1-3dd7c32809fe
Mak, T.
0f90ac88-f035-4f92-a62a-7eb92406ea53
Tong, K.
71df51fb-9ee8-44e2-b38e-71a79c633dbb
Yakovlev, A.
099d96b3-7313-49b4-8a57-4bc04f07064d

Karkar, A., Mak, T., Tong, K. and Yakovlev, A. (2016) Network-on-chip multicast architectures using hybrid wire and surface-wave interconnects. IEEE Transaction on Emerging Topics in Computing, 1-12. (doi:10.1109/TETC.2016.2551043).

Record type: Article

Abstract

The network-on-chip (NoC) has been introduced as an efficient communication backbone to tackle the increasing challenges of on-chip communication. Nevertheless, merely metalbased NoC implementation offers only limited performance and power scalability in terms of multicast and broadcast traffics. To meet scalability demands, this paper addresses the systemlevel challenges for intra-chip multicast communication in a proposed hybrid interconnects architecture. This hybrid NoC combines and utilizes both regular metal on-chip interconnects and new type of wireless-NoC (WiNoC) which is Zenneck surface wave interconnects (SWI). Moreover, this paper embeds novel multicast routing and arbitration schemes to address system-level multicast-challenges in the proposed architecture. Specifically, a design exploration of contention handling in SWI layer is considered in both centralized and decentralized manners. Consequently, the hybrid wire-SWI architecture avoids overloading the network, alleviates the formation of traffic hotspots and avoid deadlocks that are typically associated with state-of-theart multicast handling. The evaluation is based on a cycleaccurate simulation and hardware description. It demonstrates the effectiveness of the proposed architecture in terms of power consumption (up to around 10x) and performance (around 22x) compared to regular NoCs. These results are achieved with negligible hardware overheads. This study explore promising potential of the proposed architecture for current and future NoC-based many-core processors.

This record has no associated files available for download.

More information

e-pub ahead of print date: 5 April 2016
Organisations: Electronic & Software Systems

Identifiers

Local EPrints ID: 401850
URI: http://eprints.soton.ac.uk/id/eprint/401850
PURE UUID: 6478f927-f45d-4623-bcb6-c1be641082d7

Catalogue record

Date deposited: 24 Oct 2016 13:23
Last modified: 15 Mar 2024 02:56

Export record

Altmetrics

Contributors

Author: A. Karkar
Author: T. Mak
Author: K. Tong
Author: A. Yakovlev

Download statistics

Downloads from ePrints over the past year. Other digital versions may also be available to download e.g. from the publisher's website.

View more statistics

Atom RSS 1.0 RSS 2.0

Contact ePrints Soton: eprints@soton.ac.uk

ePrints Soton supports OAI 2.0 with a base URL of http://eprints.soton.ac.uk/cgi/oai2

This repository has been built using EPrints software, developed at the University of Southampton, but available to everyone to use.

We use cookies to ensure that we give you the best experience on our website. If you continue without changing your settings, we will assume that you are happy to receive cookies on the University of Southampton website.

×