The University of Southampton
University of Southampton Institutional Repository

σn LBDR: generic congestion handling routing implementation for two-dimensional mesh network-on-chip

σn LBDR: generic congestion handling routing implementation for two-dimensional mesh network-on-chip
σn LBDR: generic congestion handling routing implementation for two-dimensional mesh network-on-chip
The number of cores on a chip is increasing from a few cores to thousands. However, the communication mechanisms for these systems do not scale at the same pace, leading to certain challenges. One of them is on-chip congestion. There are many table-based approaches for congestion handling and avoidance, but these are not acceptable as they impose high area and power overheads. In this study, the authors propose two congestion handling strategies aiming to capture the congestion in few bits to avoid congested routes. The first approach called σnLBDR (logic based distributed routing) captures congestion present at nodes n-hop away from the current node, reducing area, power and overall packet latency. However, all nodes in the network do not experience same congestion level. For this, their second approach, weighted σnLBDR, uses a different set of bits for each node and results in the further improvement in area and power. This study shows a comparison of both approaches with each other and also with other similar approaches. From their experimental results, they show that σnLBDR and weighted σnLBDR improve latency by 20 and 30%, respectively, and have less area and power overhead as compared with baseline table-based approach.
226-232
Gupta, Niyati
c6ad01de-6013-41c3-b2fc-f659553dcf83
Sharma, Ashish
7f607d8c-01fc-4a09-9f16-d0e43e6a9ec7
Laxmi, Vijay
e79a9a3a-cd6b-45d6-8a03-9a5891453a95
Gaur, Manoj Singh
daa3f35d-eb48-4b0a-99e2-3703a88d54a2
Zwolinski, Mark
adfcb8e7-877f-4bd7-9b55-7553b6cb3ea0
Bishnoi, Rimpy
eb225b32-9ddb-4360-9b0b-d2e26a5e843e
Gupta, Niyati
c6ad01de-6013-41c3-b2fc-f659553dcf83
Sharma, Ashish
7f607d8c-01fc-4a09-9f16-d0e43e6a9ec7
Laxmi, Vijay
e79a9a3a-cd6b-45d6-8a03-9a5891453a95
Gaur, Manoj Singh
daa3f35d-eb48-4b0a-99e2-3703a88d54a2
Zwolinski, Mark
adfcb8e7-877f-4bd7-9b55-7553b6cb3ea0
Bishnoi, Rimpy
eb225b32-9ddb-4360-9b0b-d2e26a5e843e

Gupta, Niyati, Sharma, Ashish, Laxmi, Vijay, Gaur, Manoj Singh, Zwolinski, Mark and Bishnoi, Rimpy (2016) σn LBDR: generic congestion handling routing implementation for two-dimensional mesh network-on-chip. IET Computers & Digital Techniques, 10 (5), 226-232. (doi:10.1049/iet-cdt.2015.0196).

Record type: Article

Abstract

The number of cores on a chip is increasing from a few cores to thousands. However, the communication mechanisms for these systems do not scale at the same pace, leading to certain challenges. One of them is on-chip congestion. There are many table-based approaches for congestion handling and avoidance, but these are not acceptable as they impose high area and power overheads. In this study, the authors propose two congestion handling strategies aiming to capture the congestion in few bits to avoid congested routes. The first approach called σnLBDR (logic based distributed routing) captures congestion present at nodes n-hop away from the current node, reducing area, power and overall packet latency. However, all nodes in the network do not experience same congestion level. For this, their second approach, weighted σnLBDR, uses a different set of bits for each node and results in the further improvement in area and power. This study shows a comparison of both approaches with each other and also with other similar approaches. From their experimental results, they show that σnLBDR and weighted σnLBDR improve latency by 20 and 30%, respectively, and have less area and power overhead as compared with baseline table-based approach.

This record has no associated files available for download.

More information

Accepted/In Press date: 29 June 2016
Published date: 1 September 2016
Organisations: EEE

Identifiers

Local EPrints ID: 407708
URI: http://eprints.soton.ac.uk/id/eprint/407708
PURE UUID: 5fbb9a6e-3488-43ea-89d6-ebe5ebd4b95f
ORCID for Mark Zwolinski: ORCID iD orcid.org/0000-0002-2230-625X

Catalogue record

Date deposited: 22 Apr 2017 01:09
Last modified: 16 Mar 2024 02:37

Export record

Altmetrics

Contributors

Author: Niyati Gupta
Author: Ashish Sharma
Author: Vijay Laxmi
Author: Manoj Singh Gaur
Author: Mark Zwolinski ORCID iD
Author: Rimpy Bishnoi

Download statistics

Downloads from ePrints over the past year. Other digital versions may also be available to download e.g. from the publisher's website.

View more statistics

Atom RSS 1.0 RSS 2.0

Contact ePrints Soton: eprints@soton.ac.uk

ePrints Soton supports OAI 2.0 with a base URL of http://eprints.soton.ac.uk/cgi/oai2

This repository has been built using EPrints software, developed at the University of Southampton, but available to everyone to use.

We use cookies to ensure that we give you the best experience on our website. If you continue without changing your settings, we will assume that you are happy to receive cookies on the University of Southampton website.

×