The University of Southampton
University of Southampton Institutional Repository

Using Iddt current degradation to monitor ageing in CMOS circuits

Using Iddt current degradation to monitor ageing in CMOS circuits
Using Iddt current degradation to monitor ageing in CMOS circuits
This paper presents an alternative means for measuring the Iddt current degradation with circuit ageing. MOS devices for CMOS process technologies below 45nm are known to be susceptible to ageing effects such as BTI and HCI. The correlation between the supply current degradation and the propagation delay degradation is shown to provide crucial information in monitoring circuit ageing. Ageing analysis were conducted for various CMOS circuits and the ALU of OpenRisc 1200 processor using 32nm process technology. Results showed that the Iddt current degradation may vary up to -11.97% compared to delay degradation of 7.15% of the same critical path. A significant Iddt current degradation of -23.34% can be observed for the ALU circuit block. Evaluating the Iddt current degradation in a wider perspective provides not only a better percentage change, it also provides a much bigger absolute current.
200-204
Bin Ramlee, Radi Husin
52be7394-5407-41df-9045-baa68e722418
Zwolinski, Mark
adfcb8e7-877f-4bd7-9b55-7553b6cb3ea0
Bin Ramlee, Radi Husin
52be7394-5407-41df-9045-baa68e722418
Zwolinski, Mark
adfcb8e7-877f-4bd7-9b55-7553b6cb3ea0

Bin Ramlee, Radi Husin and Zwolinski, Mark (2016) Using Iddt current degradation to monitor ageing in CMOS circuits. International Workshop on Power And Timing Modeling, Optimization and Simulation (PATMOS 2016), Germany. 21 - 23 Sep 2016. pp. 200-204 . (doi:10.1109/PATMOS.2016.7833688).

Record type: Conference or Workshop Item (Paper)

Abstract

This paper presents an alternative means for measuring the Iddt current degradation with circuit ageing. MOS devices for CMOS process technologies below 45nm are known to be susceptible to ageing effects such as BTI and HCI. The correlation between the supply current degradation and the propagation delay degradation is shown to provide crucial information in monitoring circuit ageing. Ageing analysis were conducted for various CMOS circuits and the ALU of OpenRisc 1200 processor using 32nm process technology. Results showed that the Iddt current degradation may vary up to -11.97% compared to delay degradation of 7.15% of the same critical path. A significant Iddt current degradation of -23.34% can be observed for the ALU circuit block. Evaluating the Iddt current degradation in a wider perspective provides not only a better percentage change, it also provides a much bigger absolute current.

Full text not available from this repository.

More information

Published date: 21 September 2016
Venue - Dates: International Workshop on Power And Timing Modeling, Optimization and Simulation (PATMOS 2016), Germany, 2016-09-21 - 2016-09-23
Organisations: Electronics & Computer Science, EEE

Identifiers

Local EPrints ID: 407710
URI: http://eprints.soton.ac.uk/id/eprint/407710
PURE UUID: 45fed327-781f-4255-b1dc-d9d229013b5a
ORCID for Mark Zwolinski: ORCID iD orcid.org/0000-0002-2230-625X

Catalogue record

Date deposited: 22 Apr 2017 01:09
Last modified: 10 Dec 2019 01:58

Export record

Altmetrics

Download statistics

Downloads from ePrints over the past year. Other digital versions may also be available to download e.g. from the publisher's website.

View more statistics

Atom RSS 1.0 RSS 2.0

Contact ePrints Soton: eprints@soton.ac.uk

ePrints Soton supports OAI 2.0 with a base URL of http://eprints.soton.ac.uk/cgi/oai2

This repository has been built using EPrints software, developed at the University of Southampton, but available to everyone to use.

We use cookies to ensure that we give you the best experience on our website. If you continue without changing your settings, we will assume that you are happy to receive cookies on the University of Southampton website.

×