Duan, Shengyu, Halak, Basel and Zwolinski, Mark (2017) An ageing-aware Digital Synthesis Approach. In 14th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design : SMACD 2017. IEEE.. (doi:10.1109/SMACD.2017.7981556).
Abstract
Due to the shrinkage of CMOS technology, wear-out
mechanisms such as Bias Temperature Instability (BTI) have
raised growing concerns for circuit reliability. BTI can cause
a threshold voltage shift in CMOS devices and consequently
increase circuit delay. This paper presents an ageing-aware gate-level
optimization approach that can be used in a modern
synthesis process. It aims to optimize a circuit to give improved
lifetime reliability under given area and timing constraints. A new
sensitivity metric is proposed as a function of area increase, delay
reduction, degradation reduction and design constraints. This
sensitivity metric can be adjusted to select the most favourable
gates in terms of circuit timing, lifetime or both. By iteratively
up-sizing the gates with the highest sensitivity, our proposed
optimization flow can meet any realizable area and timing
constraints, to give up to 3.3x lifetime improvement.
More information
Identifiers
Catalogue record
Export record
Altmetrics
Contributors
Download statistics
Downloads from ePrints over the past year. Other digital versions may also be available to download e.g. from the publisher's website.