All-silicon carrier accumulation modulator based on a lateral MOS-capacitor

Kapil Debnath,† David J. Thomson,† Weiwei Zhang,† Ali Z Khokhar,† Callum Littlejohns,† James Byers,† Lorenzo Mastronardi,† Muhammad K. Husain,‡ Kouta Ibukuro,‡ Frederic Y. Gardes,⊥ Graham T. Reed,† and Shinichi Saito‡

1Optoelectronics Research Centre, University of Southampton, Southampton SO17 1BJ, UK
2Faculty of Physical Sciences and Engineering, University of Southampton, Southampton SO17 1BJ, UK
*Corresponding author: K.Debnath@soton.ac.uk

Received Month X, XXXX: revised Month X, XXXX: accepted Month X, XXXX: posted Month X, XXXX (Doc. ID XXXXX): published Month X, XXXX

In silicon photonics, the carrier depletion scheme has been the most commonly used mechanism for demonstrating high speed electrooptic modulation. However, in terms of phase modulation efficiency, carrier accumulation based devices potentially offer almost an order of magnitude improvement over those based on carrier depletion. Previously reported accumulation modulator designs only considered vertical metal-oxide-semiconductor (MOS)-capacitors, which imposes serious restrictions on the design flexibility and integratability with other photonic components. In this work, for the first time we report experimental demonstration of an all-silicon accumulation phase modulator based on a lateral MOS-capacitor. Using a Mach-Zehnder interferometer (MZI) modulator with a 500-μm-long phase shifter, we demonstrate high speed modulation up to 25 Gbit/s with a modulation efficiency (VₚLₚ) of 1.53 V·cm. © 2012 SIOM

OCIS codes: (200.4650) Optical Interconnects; (130.3120) Integrated optics devices; (130.4110) Modulators.

1. INTRODUCTION

Over the last four decades ultra-fast fiber optic networks have dominated long distance communication systems (e.g. long haul fiber optic telecom networks) and even most of the data communication networks (e.g. active optical cables). However, for short reach communications (<1m), e.g. rack-to-rack communication or inter- and intra-chip communications, metal interconnects are still predominantly used. As the demand for higher bandwidth at lower power consumption is increasing, optical interconnection for inter-chip or even chip scale communication is soon becoming a necessity [1]. This is because metal (primarily copper) based interconnects are reaching their physical limits due to their prohibitively high energy consumption at higher data rates. Bringing the optical technology closer to the transistors would require high volume production, scalability and most importantly opto-electronic integration. In recent years, silicon photonics (SiP) has been identified as the most viable technology for this purpose [2]. The main reasons behind this are the compatibility to complementary-metal-oxide-semiconductor (CMOS) manufacturing processes and the potential for monolithic photonic-electronic integration in the longer term. Transmitting data optically has several advantages: ultra-high aggregate bandwidth (THz), low energy dissipation during transmission (due to the absence of Joule heating), inherent parallelism from wavelength division multiplexing, low signal distortion etc. In silicon (Si) waveguides, transmission at high data rates over 1 Tbit/s [3] have been demonstrated. This suggests that the transmission capacity of a Si based optical interlink will be mainly determined by the optical modulation and detection speed. Furthermore, fundamentally there is negligible energy dissipation associated with optical data transmission, hence to realize an energy efficient optical link, it is vital to reduce energy consumption during modulation and detection operations [4].

Since the inception of SiP technology, there has been a significant amount of research done to realize energy efficient and high speed modulators. In silicon, the conventional electro-optic modulation schemes such as the Pockels effect and the Franz-Keldysh effect are either absent or negligibly small. As a result, modulation in Si is primarily realized using the free-carrier-plasma-dispersion effect [5]. There are three modulation schemes that are used to achieve free-carrier based modulation in Si: a) carrier injection, b) carrier depletion, and c) carrier accumulation. Carrier injection based modulators, which are based on forward biased PIN diodes, offer the highest electrooptical modulation efficiency [6]. This helps to realize small and energy-efficient modulators [7, 8]. However, the speed of carrier injection based devices is limited by the free-carrier lifetime at the junction and the reported speed so far has been limited to a few Gbit/s [7-9], without the use of preemphasis techniques. Carrier depletion based modulators are realized using reverse biased PN diodes and can offer very large modulation bandwidths (up to 90 Gbit/s [10]). The fabrication process of the depletion type modulator is also relatively straightforward. As a result, this has largely become the preferred modulation scheme in SiP [10-12]. However, carrier depletion based modulators have a much lower modulation efficiency in comparison to carrier injection based devices and hence require a large footprint and much higher operating energy [13]. The carrier accumulation scheme offers both high modulation efficiency as well as a large modulation bandwidth. This type of modulation is realized using a metal-oxide-semiconductor (MOS)-type capacitor structure incorporated in an optical waveguide. Very high modulation efficiencies with voltage-length product (VₚLₚ) as small as 0.2 V·cm and a modulation speed up to 40 Gbit/s [14] have been demonstrated. Thus this scheme is very useful in
realizing smaller and more energy efficient modulators without having to compromise the modulation speed. In all the previously reported accumulation type modulator designs, the MOS-capacitor typically consisted of a vertical stack of either poly-Si/SiO$_2$/Si layers [14-17] or III-V insulator/Si [18-19]. The vertical stacking was adopted to simplify the fabrication process. However, due to the stacked nature of this design, it also imposes a serious restriction on the design flexibility and integrability with other photonic components. For example, this type of modulator design would require a transition region to couple the optical mode of a passive waveguide to the active modulator section to avoid reflections from the effective index mismatch of the waveguides. This could result in increased insertion loss and large footprint of such devices. Another major drawback of such a structure is the lack of possibility to incorporate it in different optical devices, such as ring resonators, rib waveguides, photonic crystal structures etc., in order to improve device performance and achieve application specific properties. In that sense, it would be far more favorable to design a carrier accumulation based modulator with a lateral MOS-capacitor structure in a traditional rib waveguide structure (i.e. with a vertical oxide barrier) [20-22].

In this paper, we report the design and for the first time experimental demonstration of an all-Si carrier accumulation based MOS-capacitor modulator with a lateral MOS-capacitor. The paper is organized as follows. In section 2, we discuss the architecture of the modulator and how the oxide thickness of the MOS-capacitor affects the device performance, such as modulation efficiency and speed. In section 3, we give details of the fabrication process flow. Here we used a sequential fabrication process to realize an extremely narrow oxide region (14 nm) within an optical waveguide. We also used an epitaxial regrowth process to produce crystalline Si on both sides of the MOS-capacitor, eliminating the loss of poly-silicon regions, and hence improving the optical transmission of the device. Finally, in section 4 we present our experimental results. Using a MOS-capacitor based Mach-Zehnder Interferometer (MZD) modulator, we demonstrate high speed modulation up to 25 Gbit/s with an extinction ratio of 3.65 dB and modulation efficiency $V_eL_0$ of 1.53 V-cm.

2. MODULATOR ARCHITECTURE AND SIMULATION PERFORMANCE

Here we investigate a MZI based modulator design with a Si MOS-capacitor phase shifter, as shown in Fig. 1(a), to demonstrate the performance which can be theoretically achieved by using this device configuration. Figure 1(b) shows the cross-sectional image of the phase shifter. The modulator was designed in a 340 nm silicon-on-insulator (SOI) platform with 2 µm thick buried-oxide (BOX) layer. The phase shifter region of the MZI modulator consisted of a thin insulating (SiO$_2$) layer sandwiched between two complementary doped Si layers. Both lightly doped n- and p-regions had doping concentrations of $1 \times 10^{18}$ cm$^{-3}$ to lower electrical access resistance and ensure high-bandwidth performance while maintaining a reasonably low optical loss. The heavily doped regions had doping concentrations of $1 \times 10^{20}$ cm$^{-3}$ were used to achieve ohmic contacts with the electrodes and positioned 900 nm away from the center of the waveguide to avoid significant modal overlap and therefore optical loss. The confinement of the optical mode was achieved by using a rib waveguide structure, which also ensured electrical accessibility of the MOS-capacitor through the slab regions to either side. When a positive bias is applied to the p-doped region with respect to n-doped region, majority carriers accumulate on both sides of the insulating layer.

A simulated distribution of excess carrier concentration for an applied bias of 4 V is shown in Fig. 1(c). Such a change in free-
carrier concentration in Si alters the refractive index and optical absorption around the oxide region, causing a phase change in the propagating optical mode in the rib waveguide. The rib waveguide width was 400 nm to ensure single mode behavior. The slab region had a thickness of 100 nm to ensure low device access resistance while maintaining a high optical confinement within the rib waveguide region. For the transverse electric (TE) polarization, the optical mode in this waveguide behaves as a slot mode, as shown in Fig. 1(d), which has a strong discontinuity in the electric field at the oxide interfaces. This ensures a strong overlap between the optical mode and the region with accumulated charge carriers. According to our simulations the planar nature of our modulator design allows us to achieve a seamless transition between the standard rib waveguide mode and the slot mode by gradually introducing the oxide layer within the waveguide as shown in Fig. 1(a). To achieve such low loss transition, we used a waveguide bend with 50 µm radius. This resulted in a coupling length of less than 5 µm. A 3-D finite-difference-time-domain (FDTD) simulation suggests a coupling loss of < 0.1 dB per coupler. Figure 1(e) shows the simulated electric field (\(\left| E_x \right|\)) propagation from the rib waveguide region to the slot-waveguide region.

One of the most critical parameters for an accumulation type modulator is the insulating layer thickness \(t_{ox}\) of the MOS capacitor. Of course, there are several other parameters which also directly or indirectly influence the device performance, such as doping concentration and doping profile, waveguide height and width, slab thickness etc. These parameters can be adjusted to further optimize the performance, however, here we mainly study the device performance as a function of the insulating layer thickness while keeping other device parameters constant. Commercially available charge transport solvers (Lumerical DEVICE 6.0 and Silvaco) were used to obtain the carrier concentration profiles and device capacitances for different oxide thicknesses and at different bias voltages. The spatial free-carrier distributions at different bias voltages were then exported to a mode solver (Lumerical MODE Solutions 7.8) for obtaining the phase shift and propagation loss for different oxide thicknesses and bias voltages.

The device capacitance as a function of applied voltage for different oxide thicknesses \(t_{ox}\) is shown in Fig. 2(a). As one would expect the C-V relationship of this device is similar to a conventional MOS capacitor. There are three operating regimes in a MOS-capacitor: accumulation, depletion and inversion. For the modulation purposes we are mainly interested in device operation in accumulation mode and avoid the inversion regime, so that the device bandwidth is not limited by carrier recombination in Si. Therefore, only positive bias is shown in the figures. When a positive bias is applied to the p-terminal, the device makes the transition from depletion mode operation towards the accumulation mode and the device capacitance initially increases and upon reaching the “surface accumulation” condition at the flat-band voltage where it takes a mostly constant value with increasing bias. Analytically, under accumulation, the device capacitance can be expressed as \(C_{ox} = \varepsilon_{ox}h_{ox}L/\ell_{ox}\), where \(\varepsilon_{ox}\) is the oxide permittivity, \(h_{ox}\), \(\ell_{ox}\) and \(L\) are the height, thickness and length of the oxide layer. From this equation we can see that as the oxide thickness reduces, the device capacitance increases. Simulated results also show a monotonic increase in device capacitance as the oxide thickness reduced from 20 nm to 5 nm. As the device capacitance increases the electrical relaxation time constant (\(RC\)-product) also increases, which degrades the modulation bandwidth. For example, a device with 20 nm oxide can support a modulation bandwidth up to 52 GHz for a voltage swing of 0-4V, whereas for 5 nm oxide the modulation bandwidth will reduce to 20 GHz for n- and p-region doping concentration of \(1\times10^{18}\) cm\(^{-3}\). Therefore, in order to achieve higher modulation speed a thicker oxide would be preferred. However, modulation bandwidth is not the only key performance indicator of an Electro-optic modulator. It is also necessary to achieve a high modulation efficiency. High modulation efficiency ensures shorter devices and/or lower drive voltages and hence low energy consumption and optical loss. The modulation efficiency is directly related to how much accumulation is possible for a given voltage and device length. For a capacitor, the stored charge on both side of the
insulator is given by \( Q = C_{ox} V \), where \( V \) is the voltage across the capacitor. Here we can see that as the capacitance of the device increases, the accumulation capability also increases for the same applied voltage. Therefore, a thinner oxide would give a better modulation efficiency. Figure 2(b) shows the simulated phase shift in a 1 mm long modulator as a function of applied bias for different oxide thicknesses \((t_{ox})\). When the oxide thickness is reduced from 20 nm to 5 nm, the phase shift increases from 0.5 rad to 2.3 rad. In terms of \( V_{th} \) value, the efficiency improves from 2.40 V-cm to 0.53 V-cm. A tradeoff therefore exists between device speed and efficiency. Here we would also like to highlight the fact that in the accumulation regime the phase shift with voltage is very linear. Figure 2(c) shows how the propagation loss through the modulator increases with applied voltage and oxide thickness. This is due to the increase in free-carrier concentration. For the experimental demonstration of our designed modulator, we opted for a 10 nm oxide thickness. The motivation behind this was to demonstrate a good compromise of both high speed operation and good modulation efficiency. From the simulated results, we found that for a device with 10 nm oxide, in accumulation mode, the capacitance is around 1.25 pF/mm and the modulation efficiency \( V_{th} \) is about 1 V-cm. The modulation bandwidth can reach up to 32 GHz.

3. DEVICE FABRICATION

The proposed modulator structure, shown in Fig. 1(a), was fabricated on a 6 inch SOI wafer with 340 nm thick top Si layer with 2 \( \mu \)m BOX. The most critical component of our modulator design is the rib waveguide with arbitrarily narrow oxide slot at the center. To realize such a structure we followed a similar fabrication process that we previously reported in [23]. We start the fabrication process by creating rectangular trench in the Si overlay using a combination of ebeam lithography and inductively coupled plasma (ICP) dry etching. The wafer was then annealed at 950°C for 2 mins in O\(_2\) to grow 10 nm of thermal oxide on the side walls of the trench. Here we selectively removed the thermal oxide from the top of the Si overlay, while keeping the oxide on the side walls of the trench. A 350 nm thick amorphous-silicon (α-Si) layer was then deposited using plasma enhanced chemical vapor deposition (PECVD). For a good electrical performance, we must transform the amorphous silicon into either crystalline-Si or polycrystalline-silicon (polySi). However, polySi is significantly more optically lossy. Therefore, here we used epitaxial recrystallization to achieve a single crystal layer from the deposited α-Si. For this recrystallization we used the SOI Silicon layer as the seed layer and the recrystallization process was initiated from the top surface of the Si overlay. A detailed discussion on this regrowth process can be found in our previously reported work [23].

After the recrystallization process, the wafer was planarized using chemical mechanical polishing (CMP) to leave a silicon overlay thickness of 320 nm. Boron and phosphorous ions were then implanted on both sides and 100 nm away from the thin oxide slot region. This was done to avoid any cross-doping and mitigate errors due to misalignment of the lithography process. We then used a thermal diffusion process to target n- and p-doping concentrations of 1\( \times \)10\(^{18}\) cm\(^{-3}\) on both sides of the oxide layer. The waveguide layout including MZI structure was then fabricated in the SOI layer using ebeam lithography and dry etching. Here we used an asymmetric MZI design with an arm length mismatch of 200 \( \mu \)m to convert phase modulation into intensity modulation.

The highly doped p++ and n++ regions were then implanted to achieve a doping concentration of 1\( \times \)10\(^{19}\) cm\(^{-3}\). It should be noted here that for this first demonstration the doping levels, positions and profiles were not optimized and such design improvements are expected to yield large enhancements in the device performance. After all the doping steps, the device was cladded with a 1 \( \mu \)m thick PECVD oxide and via holes were etched through the oxide layer on top of the heavily doped regions for metal contacts. Finally, a 1.6 \( \mu \)m thick metal stack of Ti/TiN/Au/TiN/Ti was sputtered and etched to form the metal electrodes. Here we used a coplanar waveguide (CPW) electrode design to drive the device at high speed.

A cross-sectional SEM image of the fabricated device is shown in Fig. 3(a). Figure 3(b) shows a close-up view of the rib section of the waveguide. The oxide slot region is clearly visible at the center of the waveguide. Also, we did not observe any poly silicon grain boundaries around the center of the waveguide. By using epitaxial recrystallization we were able to achieve single crystal Si on both sides of the oxide layer. Figure 3(c) shows an optical image of a fabricated MZI modulator with 500 \( \mu \)m long active region.

4. CHARACTERIZATION RESULTS

The fabricated MZI modulator was characterized using a fibre-coupled tunable laser source with a tuning range from 1530 nm to 1630 nm. The polarization of the input light was set to be TE by using a fibre polarization rotator. Coupling of light in and out of the device was achieved by fibre-grating couplers. For DC characterization, the wavelength was scanned using the built-in sweeping ability of the laser, and the detector automatically recorded the output spectra. Figure 4(a) shows the measured transmission spectra at different applied voltages across one of the modulator arms. The transmission spectra were normalized to a standard rib waveguide of the same length in order to remove measurement system losses. Transmission minima in the spectrum of the asymmetric MZI, with an arm length mismatch of 200 \( \mu \)m, had a free spectral range (FSR) of 2.6 nm. Precise characterization of the losses for this first fabrication run was hindered by variation in performance across the chip, and here we present a worst case. The extinction ratio of the MZI structure is approximately 20 dB and the total insertion loss at the

![Fig. 3. (a) Cross-sectional SEM image of the fabricated modulator across the active region. (b) Magnified view of the MOS-capacitor at the rib section, where the oxide layer is clearly visible. (c) Optical image of the fabricated MZI modulator with 500 \( \mu \)m long phase shifter.](image-url)
transmission peak was about 26 dB. From a cut back loss measurement of a test structure containing identical active regions to that in the device, we found that the active region had an insertion loss of 5.1 dB/mm, whereas the same waveguides but without doping showed a loss of 1.7 dB/mm. This suggests that the loss due to doping was about 3.4 dB/mm. Therefore, for our modulator with 500 µm long active regions, the propagation loss due to the phase modulator was 2.5 dB and the rest of the optical loss of about 23.5 dB was due to the passive structure, which consists of the MMIs, waveguide bends and standard waveguide-slot waveguide coupling regions. Moreover, analysis of passive test structure suggest that the fabricated rib to slot waveguides are giving much higher losses (~5.5dB/transition) as compared to our simulated value (<1dB/transition) which we expect is due to an imperfection in our fabrication process. These losses are unexpectedly high, and can be significantly improved by further design and process optimization. When a positive bias is applied to the p-terminal of the phase modulator in one of the arms of the MZI modulator, the free-carriers start to accumulate around the oxide layer, causing a decrease in the effective index of the biased MZI arm. This results in a blue shift of the MZI transmission spectrum, as can be seen in Fig. 4(a). The modulation efficiency of our device was analyzed by observing the amount of shift in the spectral response of the asymmetric MZI due to applied bias voltage. This spectral shift can be converted to phase shift by relating it to the FSR of the asymmetric MZI spectra. The phase shift of our 500 µm long modulator as a function of applied voltage is shown in Fig. 4(b) with red circles. The modulation efficiency $V_{eL_e}$, which is defined as the voltage-length product for a π-radian phase shift, is also estimated from the phase shift and plotted in Fig. 4(b) with green squares as a function of applied voltage. The phase shift and modulation efficiency are calculated in all cases with respect to 0V. For an electro-optic modulator, the lower the $V_{eL_e}$ value the better the performance in terms of device foot-print and energy consumption. We also notice that $V_{eL_e}$ is not fixed and reduces with applied bias as expected from the simulation. At an operating voltage of 6 V, which we used for high speed analysis, the $V_{eL_e}$ value is 1.53 V·cm. According to our simulation this corresponds to an oxide slot thickness of 14 nm. High speed analysis was performed by observing the device’s modulation ability at different data rates. For this a PRBS source was used to provide the input signal. A commercial drive amplifier was then used to boost the amplitude to 6V peak-to-peak before passing the signal through a bias tee, to provide a 3V DC bias level ensuring the voltage applied to the device remained positive and therefore in the accumulation regime. The signal was then applied to the device through the use of a high speed GSG probe which contacted the input pad of the coplanar waveguide electrode leading to the phase modulator in one of the MZI arms. At the output pad of the CPW electrode a second GSG probe is used to provide a DC block and 50 Ohm termination. The operating wavelength was then set to 1558.8 nm, which corresponds to the quadrature point of the asymmetric MZI spectral response. Output light collected from the device was passed to an EDFA to boost the optical power and optical filter to partially remove noise generated by the EDFA. The light was then passed to the DCA for analysis of the optical eye diagram. Open eye diagrams was observed up to 25 Gbit/s. Figure 4(c) shows eye diagrams at 20 Gbit/s and 25 Gbit/s with extinction ratios of 3.7 dB and 3.6 dB respectively. The measured eye diagram indicates a modulation bandwidth which is lower than what we have predicted from our simulation, i.e. 42 GHz. One possible reason for reduced bandwidth could be the additional contact resistance of 11 Ohm, which was not considered while calculating the device bandwidth. Also the device resistance was slightly higher due to lower doping concentration which was achieved as compared to that targeted and used for our simulation. The actual doping concentrations in the rib are estimated to be around $6\times10^{17}$ cm$^{-3}$ instead of $1\times10^{18}$ cm$^{-3}$ through analysis of the electrical characteristics of PN diode test structures on the same wafer.

5. CONCLUSION

In conclusion, we successfully demonstrated for the first time a carrier accumulation modulator in Si using a lateral MOS-capacitor. The modulator was realized in a 340 nm SOI platform. We observed an open eye diagram for bit rate up to 25 Gbit/s with extinction ratio of 3.65 dB. At the driving voltage of 6 V the
modulation efficiency $V_dL_d$ was measured to be 1.53 V cm. To reduce the propagation loss through the active waveguide region we also implemented an epitaxial recrystallization process. As a result, the propagation loss through the active region was 2.5 dB.

Although for this first demonstration only a modest performance has been achieved, our simulations have shown that with design and process optimization the performance can be competitive as compared to the vertical stack approach. The lateral device configuration can also be advantageous from a design flexibility perspective, allowing the implementation of ring resonator and photonic crystal based modulators as well as ease of integration with photonic circuits based upon traditional strip and rib waveguides. Such a device can therefore be promising for the next generation of low power photonic modulators.

**Funding**

This work is supported by EPSRC Standard Grant (EP/M009849/1), EPSRC Manufacturing Fellowship (EP/M008975/1), EPSRC Platform Grant (EP/N013247/1), EPSRC Prosperity Partnership (EP/R003076/1), EU FP7 Marie-Curie Carrier-Integration-Grant (PCIG13-GA-2013-618116), University of Southampton Zepler Institute Research Collaboration Stimulus Fund, and Hitachi. G. T. Reed is a Royal Society Wolfson Merit Award holder and is grateful to both the Royal Society and the Wolfson Foundation for funding the award. D. J. Thomson acknowledges funding from the Royal Society for his University Research Fellowship. All data supporting this study are available upon request from the University of Southampton repository at http://doi.org/10.5258/SOTON/D0305.

**References**