The University of Southampton
University of Southampton Institutional Repository

Circuit for sensing the content of a semiconductor memory

Circuit for sensing the content of a semiconductor memory
Circuit for sensing the content of a semiconductor memory
A sensing circuit (100) for sensing the content of a memory cell (101), wherein the sensing circuit comprises a sense node (103) connectable to the memory cell (101) so that a signal indicative of the content of the memory cell (101) is providable to the sense node (103). The sensing circuit (100) further comprises a logic gate (102) having a first input, a second input and an output, wherein a reference signal (105) is providable to the first input and wherein the sense node (103) is coupled to the second input. The sensing circuit (100) further comprises a feedback loop (104) for coupling the output of the logic gate (102) to the second input of the logic gate (102) so that, during sensing the content of the memory cell (101), an electrical potential at the sense node (103) is used to make a decision but after a result is obtained, the memory and sense amplifier combination are configured so that the result is held indefinitely and so that no static current continues to flow.
US 8400857
Redman-White, William
d5376167-c925-460f-8e9c-13bffda8e0bf

Redman-White, William (Inventors) (2013) Circuit for sensing the content of a semiconductor memory. US 8400857.

Record type: Patent

Abstract

A sensing circuit (100) for sensing the content of a memory cell (101), wherein the sensing circuit comprises a sense node (103) connectable to the memory cell (101) so that a signal indicative of the content of the memory cell (101) is providable to the sense node (103). The sensing circuit (100) further comprises a logic gate (102) having a first input, a second input and an output, wherein a reference signal (105) is providable to the first input and wherein the sense node (103) is coupled to the second input. The sensing circuit (100) further comprises a feedback loop (104) for coupling the output of the logic gate (102) to the second input of the logic gate (102) so that, during sensing the content of the memory cell (101), an electrical potential at the sense node (103) is used to make a decision but after a result is obtained, the memory and sense amplifier combination are configured so that the result is held indefinitely and so that no static current continues to flow.

This record has no associated files available for download.

More information

Published date: 1 March 2013

Identifiers

Local EPrints ID: 420288
URI: http://eprints.soton.ac.uk/id/eprint/420288
PURE UUID: 13d66c52-20ea-4a72-a819-698a3f76309d

Catalogue record

Date deposited: 03 May 2018 16:30
Last modified: 12 Dec 2021 00:11

Export record

Contributors

Inventor: William Redman-White

Download statistics

Downloads from ePrints over the past year. Other digital versions may also be available to download e.g. from the publisher's website.

View more statistics

Atom RSS 1.0 RSS 2.0

Contact ePrints Soton: eprints@soton.ac.uk

ePrints Soton supports OAI 2.0 with a base URL of http://eprints.soton.ac.uk/cgi/oai2

This repository has been built using EPrints software, developed at the University of Southampton, but available to everyone to use.

We use cookies to ensure that we give you the best experience on our website. If you continue without changing your settings, we will assume that you are happy to receive cookies on the University of Southampton website.

×