Single-stage switched-capacitor module (S3CM) topology for cascaded multilevel inverter
Single-stage switched-capacitor module (S3CM) topology for cascaded multilevel inverter
A two-stage switched-capacitor based multilevel inverter possesses a drawback such that switches in the second stage (i.e. H-bridge) endure higher voltage stress. To resolve this problem, this letter proposes a single-stage switched-capacitor module (S3CM) topology for cascaded multilevel inverter which ensures the peak inverse voltage across all switches within the dc source voltage. Nine voltage levels can be generated with only one dc source and two incorporated capacitors. Hence, the number of isolated dc sources are significantly reduced compared to cascaded H-bridge. In addition, voltage boosting gain of two is achieved. A comparative analysis against the recent topology reveals that the proposed S3CM topology achieves switch count reduction. The operation of the proposed topology is validated through circuit analysis followed by experimental results of a single module (9-level) prototype.
Boosting, Capacitors, Cascaded multilevel inverter, Inverters, Prototypes, single-stage, Stress, switchedcapacitor module, Switches, Topology
1-4
Lee, Sze Sing
47f36964-db27-4f5e-a4d3-4b0ba78ce29e
Lee, Sze Sing
47f36964-db27-4f5e-a4d3-4b0ba78ce29e
Lee, Sze Sing
(2018)
Single-stage switched-capacitor module (S3CM) topology for cascaded multilevel inverter.
IEEE Transactions on Power Electronics, .
(doi:10.1109/TPEL.2018.2805685).
Abstract
A two-stage switched-capacitor based multilevel inverter possesses a drawback such that switches in the second stage (i.e. H-bridge) endure higher voltage stress. To resolve this problem, this letter proposes a single-stage switched-capacitor module (S3CM) topology for cascaded multilevel inverter which ensures the peak inverse voltage across all switches within the dc source voltage. Nine voltage levels can be generated with only one dc source and two incorporated capacitors. Hence, the number of isolated dc sources are significantly reduced compared to cascaded H-bridge. In addition, voltage boosting gain of two is achieved. A comparative analysis against the recent topology reveals that the proposed S3CM topology achieves switch count reduction. The operation of the proposed topology is validated through circuit analysis followed by experimental results of a single module (9-level) prototype.
Text
08290976
- Accepted Manuscript
More information
Accepted/In Press date: 12 February 2018
e-pub ahead of print date: 13 February 2018
Keywords:
Boosting, Capacitors, Cascaded multilevel inverter, Inverters, Prototypes, single-stage, Stress, switchedcapacitor module, Switches, Topology
Identifiers
Local EPrints ID: 421819
URI: http://eprints.soton.ac.uk/id/eprint/421819
ISSN: 0885-8993
PURE UUID: 22ed00d3-ac09-464c-a2a0-87e9f4afc9b7
Catalogue record
Date deposited: 28 Jun 2018 16:30
Last modified: 15 Mar 2024 18:49
Export record
Altmetrics
Contributors
Author:
Sze Sing Lee
Download statistics
Downloads from ePrints over the past year. Other digital versions may also be available to download e.g. from the publisher's website.
View more statistics