The University of Southampton
University of Southampton Institutional Repository

Digital system design with SystemVerilog

Digital system design with SystemVerilog
Digital system design with SystemVerilog
To design state-of-the-art digital hardware, engineers first specify functionality in a high-level Hardware Description Language (HDL)—and today’s most powerful, useful HDL is SystemVerilog, now an IEEE standard. Digital System Design with SystemVerilog is the first comprehensive introduction to both SystemVerilog and the contemporary digital hardware design techniques used with it.

Building on the proven approach of his bestselling Digital System Design with VHDL, Mark Zwolinski covers everything engineers need to know to automate the entire design process with SystemVerilog—from modeling through functional simulation, synthesis, timing simulation, and verification. Zwolinski teaches through about a hundred and fifty practical examples, each with carefully detailed syntax and enough in-depth information to enable rapid hardware design and verification. All examples are available for download from the book's companion Web site, zwolinski.org.

Coverage includes

Using electronic design automation tools with programmable logic and ASIC technologies
Essential principles of Boolean algebra and combinational logic design, with discussions of timing and hazards
Core modeling techniques: combinational building blocks, buffers, decoders, encoders, multiplexers, adders, and parity checkers
Sequential building blocks: latches, flip- flops, registers, counters, memory, and sequential multipliers
Designing finite state machines: from ASM chart to D flip-flops, next state, and output logic
Modeling interfaces and packages with SystemVerilog
Designing testbenches: architecture, constrained random test generation, and assertion-based verification
Describing RTL and FPGA synthesis models
Understanding and implementing Design-for-Test
Exploring anomalous behavior in asynchronous sequential circuits
Performing Verilog-AMS and mixed-signal modeling
Prentice Hall
Zwolinski, Mark
adfcb8e7-877f-4bd7-9b55-7553b6cb3ea0
Zwolinski, Mark
adfcb8e7-877f-4bd7-9b55-7553b6cb3ea0

Zwolinski, Mark (2009) Digital system design with SystemVerilog (Prentice Hall Modern Semiconductor Design Series), Upper Saddle River, US. Prentice Hall, 408pp.

Record type: Book

Abstract

To design state-of-the-art digital hardware, engineers first specify functionality in a high-level Hardware Description Language (HDL)—and today’s most powerful, useful HDL is SystemVerilog, now an IEEE standard. Digital System Design with SystemVerilog is the first comprehensive introduction to both SystemVerilog and the contemporary digital hardware design techniques used with it.

Building on the proven approach of his bestselling Digital System Design with VHDL, Mark Zwolinski covers everything engineers need to know to automate the entire design process with SystemVerilog—from modeling through functional simulation, synthesis, timing simulation, and verification. Zwolinski teaches through about a hundred and fifty practical examples, each with carefully detailed syntax and enough in-depth information to enable rapid hardware design and verification. All examples are available for download from the book's companion Web site, zwolinski.org.

Coverage includes

Using electronic design automation tools with programmable logic and ASIC technologies
Essential principles of Boolean algebra and combinational logic design, with discussions of timing and hazards
Core modeling techniques: combinational building blocks, buffers, decoders, encoders, multiplexers, adders, and parity checkers
Sequential building blocks: latches, flip- flops, registers, counters, memory, and sequential multipliers
Designing finite state machines: from ASM chart to D flip-flops, next state, and output logic
Modeling interfaces and packages with SystemVerilog
Designing testbenches: architecture, constrained random test generation, and assertion-based verification
Describing RTL and FPGA synthesis models
Understanding and implementing Design-for-Test
Exploring anomalous behavior in asynchronous sequential circuits
Performing Verilog-AMS and mixed-signal modeling

Text
Digital System Design with SystemVerilog - Accepted Manuscript
Restricted to Registered users only
Download (2MB)
Text
Reversion letter
Restricted to Repository staff only

More information

Published date: November 2009

Identifiers

Local EPrints ID: 422108
URI: http://eprints.soton.ac.uk/id/eprint/422108
PURE UUID: 788acb7c-a3ec-456d-b75e-18ba2e7bfa7e
ORCID for Mark Zwolinski: ORCID iD orcid.org/0000-0002-2230-625X

Catalogue record

Date deposited: 17 Jul 2018 16:30
Last modified: 16 Mar 2024 02:37

Export record

Contributors

Author: Mark Zwolinski ORCID iD

Download statistics

Downloads from ePrints over the past year. Other digital versions may also be available to download e.g. from the publisher's website.

View more statistics

Atom RSS 1.0 RSS 2.0

Contact ePrints Soton: eprints@soton.ac.uk

ePrints Soton supports OAI 2.0 with a base URL of http://eprints.soton.ac.uk/cgi/oai2

This repository has been built using EPrints software, developed at the University of Southampton, but available to everyone to use.

We use cookies to ensure that we give you the best experience on our website. If you continue without changing your settings, we will assume that you are happy to receive cookies on the University of Southampton website.

×