The University of Southampton
University of Southampton Institutional Repository

An MF energy harvesting receiver with slow QPSK control data demodulator for wide area low duty cycle applications

An MF energy harvesting receiver with slow QPSK control data demodulator for wide area low duty cycle applications
An MF energy harvesting receiver with slow QPSK control data demodulator for wide area low duty cycle applications

A receiver circuit is presented for use providing power and control for widely deployed sensor nodes, where the source of the power and control data are delivered by a very loosely-coupled medium frequency (MF) magnetic link. The receiver consists of a low start-up voltage rectifier, an inductor-capacitor (LC) antenna tuning circuit, an ultra-low power phase shift-keying (PSK) data demodulator, together with a power management unit (PMU). In such an application, accurately tuned high quality factor (Q) receiving coils are essential to maximise the received voltage, and hence the operating range for reliable startup. Slow QPSK data modulation is used for control and the timing needed for very low duty cycle networks. The receiver circuit occupies 0.89mm2 in a 0.18μm CMOS process with N and P thresholds of 0.355V and-0.405V respectively. The rectifier can start reliably with an input 220mV below the MOS thresholds (Vth). With an equivalent load of 100k Ω, the rectifier power conversion efficiency (PCE) peaks at 42 % and the dynamic reconfiguration maintains this above 25% up to 700mV input. The sub-sampling demodulator architecture is specifically designed to deal with the slow phase changes in the received signal resulting from the narrow receive bandwidth. The demodulator consumes 3.62μA from an internal 0.63V supply, achieving 10-6 bit-error-rate (BER) at 15.5kbps with a 1MHz carrier and an antenna Q of 10, while consuming 2.28μW.

Energy harvest, phase-shift keying (PSK) demodulator, rectifier, resonant circuits
278-281
IEEE
Lee, T.
dc9a50a6-f921-4a0d-b34e-ccea3403babc
Kennedy, H.R.B.
c5126d0a-7d40-4c1b-95fd-412700da946f
Bodnar, R.A.
37f4be97-985b-401d-bd9a-a4d3caf007e9
Redman-White, W.
d5376167-c925-460f-8e9c-13bffda8e0bf
Lee, T.
dc9a50a6-f921-4a0d-b34e-ccea3403babc
Kennedy, H.R.B.
c5126d0a-7d40-4c1b-95fd-412700da946f
Bodnar, R.A.
37f4be97-985b-401d-bd9a-a4d3caf007e9
Redman-White, W.
d5376167-c925-460f-8e9c-13bffda8e0bf

Lee, T., Kennedy, H.R.B., Bodnar, R.A. and Redman-White, W. (2018) An MF energy harvesting receiver with slow QPSK control data demodulator for wide area low duty cycle applications. In ESSCIRC 2018 - IEEE 44th European Solid State Circuits Conference. IEEE. pp. 278-281 . (doi:10.1109/ESSCIRC.2018.8494311).

Record type: Conference or Workshop Item (Paper)

Abstract

A receiver circuit is presented for use providing power and control for widely deployed sensor nodes, where the source of the power and control data are delivered by a very loosely-coupled medium frequency (MF) magnetic link. The receiver consists of a low start-up voltage rectifier, an inductor-capacitor (LC) antenna tuning circuit, an ultra-low power phase shift-keying (PSK) data demodulator, together with a power management unit (PMU). In such an application, accurately tuned high quality factor (Q) receiving coils are essential to maximise the received voltage, and hence the operating range for reliable startup. Slow QPSK data modulation is used for control and the timing needed for very low duty cycle networks. The receiver circuit occupies 0.89mm2 in a 0.18μm CMOS process with N and P thresholds of 0.355V and-0.405V respectively. The rectifier can start reliably with an input 220mV below the MOS thresholds (Vth). With an equivalent load of 100k Ω, the rectifier power conversion efficiency (PCE) peaks at 42 % and the dynamic reconfiguration maintains this above 25% up to 700mV input. The sub-sampling demodulator architecture is specifically designed to deal with the slow phase changes in the received signal resulting from the narrow receive bandwidth. The demodulator consumes 3.62μA from an internal 0.63V supply, achieving 10-6 bit-error-rate (BER) at 15.5kbps with a 1MHz carrier and an antenna Q of 10, while consuming 2.28μW.

Full text not available from this repository.

More information

Published date: 16 October 2018
Venue - Dates: 44th IEEE European Solid State Circuits Conference, ESSCIRC 2018, Dresden, Germany, 2018-09-03 - 2018-09-06
Keywords: Energy harvest, phase-shift keying (PSK) demodulator, rectifier, resonant circuits

Identifiers

Local EPrints ID: 426642
URI: https://eprints.soton.ac.uk/id/eprint/426642
PURE UUID: a97ca198-6115-4b62-88ed-c302f2564def

Catalogue record

Date deposited: 07 Dec 2018 17:30
Last modified: 07 Dec 2018 17:30

Export record

Altmetrics

Download statistics

Downloads from ePrints over the past year. Other digital versions may also be available to download e.g. from the publisher's website.

View more statistics

Atom RSS 1.0 RSS 2.0

Contact ePrints Soton: eprints@soton.ac.uk

ePrints Soton supports OAI 2.0 with a base URL of https://eprints.soton.ac.uk/cgi/oai2

This repository has been built using EPrints software, developed at the University of Southampton, but available to everyone to use.

We use cookies to ensure that we give you the best experience on our website. If you continue without changing your settings, we will assume that you are happy to receive cookies on the University of Southampton website.

×