Properties of Al₂O₃ thin films deposited on 4H-SiC
by reactive ion sputtering

P. Fiorenza¹, M. Vivona², S. Di Franco¹, E. Smecca¹, S. Sanzaro¹,³, A. Alberti¹, M. Saggio⁴, F. Roccaforte³
¹) CNR-IMM, Strada VIII, n. 5 - Zona Industriale, Catania, Italy
²) Optoelectronics Research Centre (ORC), University of Southampton B53, SO17 1BJ Southampton, UK
³) Dipartimento di Fisica e Scienze della Terra, Università degli Studi di Messina, Italy
⁴) STMicroelettronics, Stradale Primosole 50, Catania, Italy

ABSTRACT

In this work, the electrical properties of Al₂O₃ films deposited by reactive ion sputtering were investigated by means of morphological, chemical and electrical characterizations. We observe that the electron trapping affecting the insulating layer is mitigated after a rapid thermal annealing (RTA) treatment. The RTA improved also the permittivity (up to 6ε₀), although the negative fixed charge remains in the order of 10¹²cm⁻². However, the temperature dependent electrical investigation of the metal-oxide-semiconductor (MOS) capacitors demonstrates that the room temperature Fowler-Nordheim electron barrier height of 2.37 eV lies between the values expected for SiO₂/4H-SiC and Al₂O₃/4H-SiC systems.

INTRODUCTION

For several years, silicon carbide (4H-SiC) has been studied considering its potential applications for high power devices. Owing to this continuous impulse of the scientific community, the achievements in material quality and processing maturity led finally to the commercialization of several SiC power devices (i.e., diodes and MOSFETs) and modules [1]. Hence, nowadays novel scientific and technological problems are under consideration to improve or even to go beyond the currently available technologies [2]. In this context, even if SiO₂ is commonly used for 4H-SiC metal oxide semiconductor field effect transistors (MOSFETs) so far, new efforts have been devoted to study and optimize possible novel gate dielectric materials. In particular, the introduction of a dielectric with a high permittivity (high-k) is expected to improve the device performance and reliability in high-voltage applications [3], as the gate insulator in 4H-SiC MOSFETs must withstand a high electric field. Specifically, in blocking configuration, the electric field in the gate insulator (Eins) is related to the electric field in the semiconductor (Es) by the Gauss’ law, Eins = (κs/κins)Es, where κins and κs are the insulator and semiconductor permittivity values. Hence, in order to mitigate the stress in the gate insulator, its permittivity has to be close to the SiC permittivity.

However, in the choice of an alternative gate dielectric for 4H-SiC devices, the permittivity is not the unique factor to be considered. In fact, the band gap, band alignment and thermal stability are also key parameters. Namely, a high permittivity should be preferably combined with a high barrier height, in order to reduce the leakage current [3].

Because of its interesting properties, such as a high permittivity (κ~7-9), large band gap (~ 6.2 eV as shown in Fig. 1), thermal stability up to 1000°C, and reasonable conduction band offset with respect to 4H-SiC (~ 1.7 eV as shown in Fig. 1), aluminum oxide (Al₂O₃) has already attracted the interest as alternative dielectric in SiC-based devices [4,5]. Typically, the Al₂O₃ films, deposited by chemical vapor deposition (CVD) or atomic layer deposition (ALD), have shown a high trapped charge density (and flat band voltage shifts) and significant hysteresis during cyclic C-V measurements.

In this work, the electrical properties of Al₂O₃ films deposited by reactive ion sputtering were investigated by means of MOS capacitors. The capacitance vs voltage characteristics collected on
the different samples revealed the beneficial effect of a rapid thermal treatment that improved the permittivity and reduced the electron trapping in the insulating stack. The hysteresis is strongly reduced after the thermal treatment with respect to the as-deposited sample. Furthermore, temperature-dependent current vs voltage characteristics allowed to investigate the conduction mechanisms through the insulating stack, revealing a nearly ideal effective tunneling mechanism with an electron barrier height that lies between the ideal values for SiO$_2$ and Al$_2$O$_3$ layers. However, the low dielectric breakdown field is still a concern that deserves additional improvements. This deposition method is rather cost-effective compared to CVD and ALD and does not present any safety concerns, differently from the case when metal-organic precursors are used.

**EXPERIMENTAL**

A schematic of the fabricated MOS capacitors and the theoretical band alignment in the investigated 4H-SiC/SiO$_2$/Al$_2$O$_3$ system is reported in Fig. 1. The MOS capacitors were fabricated on n-type epitaxial 4H-SiC layers with a donor concentration of $1 \times 10^{16}$ cm$^{-3}$, grown onto heavily doped substrates. First of all, a thermal oxidation in dry O$_2$ was carried out at 1150°C in order to grow a 6nm thick interfacial SiO$_2$ barrier layer. This thin oxide layer was introduced to increase the oxide/semiconductor barrier height (up to 2.7 eV). Indeed, in the absence of this thin SiO$_2$ barrier layer, it was not possible to perform a reliable electrical analysis, due to the high leakage current.

Thereafter, a large area Ohmic contact side was formed on the sample back by Ni-deposition followed by a rapid thermal annealing (RTA) at 950°C [6], prior to Al$_2$O$_3$ deposition on the front. The thin Al$_2$O$_3$ film was deposited by reactive ion sputtering from an Al target in oxygen ambient at low deposition rate. The reactive ion sputtering was carried out at base pressure of $5 \times 10^{-7}$ mbar and generator conditions of 20W, 274V, 50kHz. The resulting deposition rate was 0.4 nm/min. During deposition the sample was placed on a sample holder under rotation at 20 revolutions per minute to reduce materials inhomogeneities. The gate electrode was fabricated by Al sputtering and a sequence of photolithography and wet etch steps.

The electrical characterization of the deposited films was carried by 1 MHz capacitance–voltage (C–V) and current–voltage (I–V) measurements at different temperatures, using a Cascade probe station and a Keysight B5105 parameter analyzer. The morphology of the as-deposited and annealed insulators was investigated using a PSIA XE-150 atomic force microscope (AFM) operating in noncontact mode with highly doped silicon tips.

![Fig. 1: Schematic MOS capacitor cross section and band alignment diagram for the 4H-SiC, SiO$_2$ and Al$_2$O$_3$ system.](image)
RESULTS AND DISCUSSION
First, the composition and surface morphology of the insulating layers were monitored. The thin film composition was investigated with an ex-situ chemical characterization on blanket samples by XPS (Fig. 2). The position of the peak at 74.1 eV is related to the presence of Al$^{3+}$ species confirming the formation of stoichiometric Al$_2$O$_3$. The thickness of this film was about 25 nm, as determined by ellipsometry measurements. Furthermore, the insulating Al$_2$O$_3$ films were annealed with a RTA process in N$_2$ at 800°C for 60 seconds maintaining the amorphous structure. Finally, the film morphology was studied by employing the atomic force microscopy (Fig. 3). The final film is conformal and smooth with a root mean square (RMS) of the height distribution of 2.0 nm and a peak-to-peak value in the order of 8 nm. The MOS capacitors were finalized with the fabrication of the gate electrode on the sample front, by the deposition of 100 nm Al-film and photolithography processes.

Thereafter, the electrical properties of the system were studied by means of I-V and C.V measurements on MOS capacitors.

![Fig. 2: XPS spectrum collected on the bare insulator surface.](image1)

![Fig. 3: AFM morphology map collected after the thermal annealing.](image2)
Fig. 4 shows the C-V curves acquired at 1 MHz on the MOS capacitors both before and after RTA in N\textsubscript{2}. Evidently, before annealing a considerable positive shift of the flat band voltage $\Delta V_{FB} = +5V$ is observed after the first bias sweep from depletion toward accumulation. This behavior indicates the presence of a large amount of negative charges inside the oxide, i.e., in the order of $2\times10^{12}$ cm$^{-2}$. After the first measurement, repeated measurements sweeping from depletion toward accumulation and backward, demonstrate that the curves are permanently shifted toward more positive gate bias. Clearly, a stable negative charge trapping occurred during the C-V measurements. Furthermore, from the value of the accumulation capacitance $C_{ox}$ it was possible to estimate a permittivity value of $3.3 \varepsilon_0$. The permittivity evaluation takes into account that $C_{ox}$ is the series capacitance of the two layers in the insulator stack. The low permittivity value can be attributed to lower density of the as-sputtered film. However, after the annealing at 800°C, an improvement of the C-V curves is observed, as the pristine flat band voltage shift is significantly reduced, thus indicating a drastic decrease of the net negative effective charge in the oxide layer. Furthermore, the $C_{ox}$ accumulation capacitance is increased and considering the physical thickness of the SiO\textsubscript{2} and Al\textsubscript{2}O\textsubscript{3} layers, it was possible to determine an increase of the permittivity up to $6 \varepsilon_0$ for the deposited Al\textsubscript{2}O\textsubscript{3} films after the RTA. This value is fully in line with the literature values obtained with other growth methods.

The reduction of the net negative trapped charge in the oxide during the measurements obtained after RTA process is deduced by the significant reduction of the hysteresis in the C-V curves. In fact, as can be observed in Fig. 4, reporting the cyclic C-V curves acquired from depletion to accumulation and backward in the two cases, the hysteresis was almost completely suppressed in the annealed oxide; i.e., in the order of $1\times10^{11}$ cm$^{-2}$. It is worth noting that in literature Al\textsubscript{2}O\textsubscript{3} thin films synthesized using different techniques (e.g., ALD) suffer of similar electron trapping phenomena, likely due to the presence of oxygen vacancies [7].

![C-V curves](image)

**Fig. 4:** C-V curves collected on Al\textsubscript{2}O\textsubscript{3}/SiO\textsubscript{2}/4H-SiC MOS capacitors after two consecutive bias sweeps from depletion to accumulation, both for the as-deposited sample and for the sample subjected to RTA at 800°C.

Comparing the C-V curves on the as-deposited and annealed samples it is possible to notice that the flat band voltage ($V_{FB}$) ranges in both cases between + 6V and + 7V. The $V_{FB}$ is far from the ideal value (~0V), thus indicating the persistence pre-existence of a residual negative fixed charge, i.e., in the order of $2\times10^{12}$ cm$^{-2}$. Furthermore, the forward curve – from depletion to accumulation –
shows a knee that is nearly absent in the reverse curve indicating the occurrence of energetically deep interface states trapping (in the order of $1 \times 10^{12} \text{cm}^{-2}$).

Another important aspect of the characterization comes from the gate dielectric breakdown (BD) statistics. Fig. 5a shows a I-V characteristic collected for a MOS capacitor. The I-V curve shows a dielectric breakdown of the oxide occurring at approximately 14 V, corresponding to an electric field of 4.5 MV/cm. By performing statistical measurements on capacitors, we are able to apply the Weibull formalism to the experimental breakdown data. In particular, the Weibull distribution is given by \[ F(x) = 1 - \exp\left[-\left(\frac{x}{\alpha}\right)^\beta\right]. \]

where $F$ is the cumulative failure probability (representing in our case the ratio between the failed and the investigated MOS $N_F / N_i$), $x$ is the electric field that induces the BD phenomena, $\alpha$ is the characteristic lifetime of the dielectric, and $\beta$ is called the Weibull slope. In particular, the $\ln(-\ln(1-F))$ of the MOS capacitors is plotted versus the natural logarithm of the BD electric field. As a
consequence, the more robust is the insulator the larger the $\beta$ value is and the steeper the Weibull plot is. As can be seen in Fig. 5b the BD occurred mostly between 3 and 5 MV/cm on the investigated MOS capacitors. However, even if the BD statistic is centered in a narrow electric field range (3-5 MV/cm), it is far away from the ideal value (~10MV/cm). This result suggests that some extrinsic contribution (i.e. the insulator surface roughness) can enhance the dielectric breakdown lowering the mean critical electric field value.

The insulating properties were also studied by monitoring the temperature dependence of the I-V characteristics of MOS capacitors, from room temperature up to 100 °C.

Once a MOS device is stressed and the electron trapping occurred, it becomes stable and it is possible to compare the I-V collected at different temperature. The I-V characteristics were analyzed using the Fowler-Nordheim (FN) formalism and the Lenzlinger-Snow (LS) equation:

$$\ln\left(\frac{J}{E^2}\right) = \ln\left(\frac{q^3 (m_{SiC}/m_{ox})}{8\pi\hbar\Phi_B}\right) - \frac{8\pi \sqrt{2m_{ox}\Phi_B^3}}{3qh} \frac{1}{E}$$

where $J$ is the current density, $E$ is the electric field across the oxide, $m_{SiC}$ and $m_{ox}$ are the effective electron masses in the SiC substrate and in the insulator, respectively, $q$ is the electron charge, $h$ is the Plank constant and $\Phi_B$ is the effective tunneling barrier height for electrons [9]. By the fits (not shown) in the linear region of the “FN plots” $\ln(J/E^2)$ vs $1/E$ shown in Fig. 6b, it was possible to determine the values of $\Phi_B$ for electrons as a function of the temperature.

As shown in Fig. 7, the FN tunneling can be used to describe the current conduction mechanisms of the system. In fact, ideally the FN tunneling possesses a weak temperature dependence, related to the shrinking of the SiC and insulator band gaps with increasing temperature [9]. On the other hand, it has been demonstrated that thermally grown SiO$_2$ layers onto 4H-SiC may contain residual carbon atom content that can affect the insulating properties of the gate oxide [10]. In defective insulators Poole-Frenkel (PF) emission can often rule the conduction mechanism. The ideality of the tunneling mechanism can be investigated looking at the variation of the fitting barrier height value and in particular looking at its slope $d\Phi_B/dT$. In literature, some thermal oxides grown onto 4H-SiC showed an experimental $d\Phi_B/dT$ slope ($-7.6$ meV/°C) one order of magnitude higher than the theoretical ($-0.7$ meV/°C) one and the experimental $d\Phi_B/dT$ slope ($-0.98$ meV/°C) of the deposited oxide, respectively [9,10].
Fig. 7 shows how both our experimental results, literature data and the ideal values of the electron barrier height $\Phi_B$ vary with a temperature increasing from 0 °C up to 250 °C for the SiO$_2$ and the Al$_2$O$_3$ cases. The ideal SiO$_2$ FN case possesses a barrier height $\Phi_B = 2.7$ eV while ideal Al$_2$O$_3$ FN case possesses a barrier height $\Phi_B = 1.9$ eV. In both cases the barrier height decreases with a slope of $d\Phi_B/dT = -0.7$ meV/°C [11] with increasing temperature.

On the other hand, the experimental effective barrier height for the SiO$_2$/Al$_2$O$_3$ stack is $\Phi_B = 2.37$ eV at room temperature, i.e., larger of the ideal value expected for Al$_2$O$_3$/4H-SiC interface and smaller than the SiO$_2$/4H-SiC interface. This result suggests that the FN formalism averaged the effective double tunneling occurring on the SiO$_2$/Al$_2$O$_3$ stack. However, an indication of the good quality of the insulating stack is obtained considering that the experimental slope of the $d\Phi_B/dT$ is $-1.07$ meV/°C is only slightly larger than the ideal value of $-0.7$ meV/°C. Indeed, the experimental results on the SiO$_2$/Al$_2$O$_3$ stack are improved compared to some thermally grown SiO$_2$ layers [10].

CONCLUSIONS

In this paper, we have investigated the morphological, chemical and temperature dependent electrical properties of Al$_2$O$_3$/SiO$_2$/4H-SiC system in MOS capacitors. The Al$_2$O$_3$ films were grown by reactive ion sputtering onto a thin thermal SiO$_2$ layer. The insulating layer suffers from an electron trapping that is mitigated after a RTA treatment. The RTA improved also the permittivity, without significantly reducing the negative fixed charge. The temperature dependent electrical investigation of the MOS capacitors resulted in a Fowler-Nordheim barrier height of 2.37eV. The Fowler-Nordheim-like tunneling has been proved by monitoring the temperature coefficient of the electron barrier height ($d\Phi_B/dT$), which resulted noticeably improved with respect to thermally grown SiO$_2$ layers.

These preliminary results suggest that reactive ion sputtering can be a promising technique to synthesize novel gate dielectric for wide band gap semiconductor devices technology, even if the fabrication processing need to be improved in order to overcome some reliability issues.

ACKNOWLEDGEMENTS

The authors would like to thank E. Schilirò and R. Lo Nigro for fruitful discussions. This work was carried out in the framework of the ECSEL JU project WInSiC4AP - Wide Band Gap Innovative SiC for Advanced Power (Grant Agreement n. 737483).

REFERENCES

7. E. Schilirò, R. Lo Nigro, P. Fiorenza, and F. Roccaforte, Negative charge trapping effects in Al$_2$O$_3$ films grown by atomic layer deposition onto thermally oxidized 4H-SiC, AIP ADVANCES 6, (2016) 075021