The University of Southampton
University of Southampton Institutional Repository

Hybrid interconnect network for on-chip low-power clock distribution

Hybrid interconnect network for on-chip low-power clock distribution
Hybrid interconnect network for on-chip low-power clock distribution

Clock is regarded as the heartbeat of modern synchronous digital integrated circuits. However, with the CMOS technology shrinking, it becomes critical to deliver high-quality global clock signal with low propagation delay and hence conventional metallic interconnect seems to meet its bottleneck, as a clock distribution network (CDN) might consume up to 50% of the overall power. To address these problems, this Letter proposes a novel combination of wireless and conventional metallic interconnect to improve the performance of on-chip clock distribution. By incorporating integrated wireless clock transceivers and efficient modulation technique, overall performance has been increased significantly with a total delay reduction of 66.8% compared with a new cornerstone tapered H-tree model from 400 to 130 ps. In addition, clock uncertainties are now predictable according to the displacement of transceivers,,33 ps of clock skew at 2.5 GHz input with highly unbalanced loads could be found within the proposed CDN, and hence, indicates a promising potential of future high-performance on-chip clock distribution.

0013-5194
244-246
Ding, Q.
c7228f74-158a-44b9-b875-3096d24258e8
Mak, T.
0f90ac88-f035-4f92-a62a-7eb92406ea53
Ding, Q.
c7228f74-158a-44b9-b875-3096d24258e8
Mak, T.
0f90ac88-f035-4f92-a62a-7eb92406ea53

Ding, Q. and Mak, T. (2019) Hybrid interconnect network for on-chip low-power clock distribution. Electronics Letters, 55 (5), 244-246. (doi:10.1049/el.2018.6570).

Record type: Article

Abstract

Clock is regarded as the heartbeat of modern synchronous digital integrated circuits. However, with the CMOS technology shrinking, it becomes critical to deliver high-quality global clock signal with low propagation delay and hence conventional metallic interconnect seems to meet its bottleneck, as a clock distribution network (CDN) might consume up to 50% of the overall power. To address these problems, this Letter proposes a novel combination of wireless and conventional metallic interconnect to improve the performance of on-chip clock distribution. By incorporating integrated wireless clock transceivers and efficient modulation technique, overall performance has been increased significantly with a total delay reduction of 66.8% compared with a new cornerstone tapered H-tree model from 400 to 130 ps. In addition, clock uncertainties are now predictable according to the displacement of transceivers,,33 ps of clock skew at 2.5 GHz input with highly unbalanced loads could be found within the proposed CDN, and hence, indicates a promising potential of future high-performance on-chip clock distribution.

Text
QDing_ELL-2018-6570 - Accepted Manuscript
Download (753kB)

More information

Accepted/In Press date: 29 January 2019
e-pub ahead of print date: 11 March 2019
Published date: March 2019
Additional Information: AM uploaded

Identifiers

Local EPrints ID: 429991
URI: https://eprints.soton.ac.uk/id/eprint/429991
ISSN: 0013-5194
PURE UUID: 24566b41-5f7c-481f-8410-4e830eeb35f3

Catalogue record

Date deposited: 09 Apr 2019 16:30
Last modified: 09 Apr 2019 16:30

Export record

Altmetrics

Contributors

Author: Q. Ding
Author: T. Mak

University divisions

Download statistics

Downloads from ePrints over the past year. Other digital versions may also be available to download e.g. from the publisher's website.

View more statistics

Atom RSS 1.0 RSS 2.0

Contact ePrints Soton: eprints@soton.ac.uk

ePrints Soton supports OAI 2.0 with a base URL of https://eprints.soton.ac.uk/cgi/oai2

This repository has been built using EPrints software, developed at the University of Southampton, but available to everyone to use.

We use cookies to ensure that we give you the best experience on our website. If you continue without changing your settings, we will assume that you are happy to receive cookies on the University of Southampton website.

×