The University of Southampton
University of Southampton Institutional Repository

A spike-latency transceiver with tuneable pulse control for low-energy wireless 3D integration

A spike-latency transceiver with tuneable pulse control for low-energy wireless 3D integration
A spike-latency transceiver with tuneable pulse control for low-energy wireless 3D integration
Wireless 3-D integration using inductive coupling links (ICLs) has recently gained attention as a low-cost alternative to through-silicon vias (TSVs) for interconnecting stacked silicon tiers. However, 3-D integration using ICLs is often criticized for its inferior energy efficiency compared with conventional approaches. To address this challenge, in this article, we present a low-energy ICL transceiver that combines a spike-latency encoding scheme (to reduce the number of energy-expensive analog transmit pulses by encoding data in the time domain) and a tunable current driver (to minimize the transmit energy depending on the given integration scenario). The proposed transceiver is modeled mathematically, simulated in 0.35um, 65nm, and 28nm CMOS technologies and experimentally validated in a two-tier 3-D stacked silicon test chip. Silicon evaluation of the proposed modulation approach demonstrates an energy of 7.4pJ/bit, representing a reduction >13\% when compared with previously reported schemes (or 7.4% when also considering the additional energy overheads of peripheral clock timing control circuits). The simulated results show even greater energy savings (up to 28%) at more advanced technology nodes. Combined with the adaptive current driver, this results in a 7.7x improvement in energy per bit compared with the state-of-the-art implementations across the same communication distance, marking an important progression toward cost and energy-efficient 3-D integration.
3-D integrated circuit (IC), inductive, time-domain coding, transceiver, wireless links
0018-9200
2414-2428
Fletcher, Benjamin James
b9ee2f3f-f125-47df-a73e-e61c0404d4c9
Das, Shidhartha
c1e693af-261c-495d-8f0f-227396df0e3b
Mak, Terrence
0f90ac88-f035-4f92-a62a-7eb92406ea53
Fletcher, Benjamin James
b9ee2f3f-f125-47df-a73e-e61c0404d4c9
Das, Shidhartha
c1e693af-261c-495d-8f0f-227396df0e3b
Mak, Terrence
0f90ac88-f035-4f92-a62a-7eb92406ea53

Fletcher, Benjamin James, Das, Shidhartha and Mak, Terrence (2020) A spike-latency transceiver with tuneable pulse control for low-energy wireless 3D integration. IEEE Journal of Solid State Circuits, 55 (9), 2414-2428, [9086615]. (doi:10.1109/JSSC.2020.2989543).

Record type: Article

Abstract

Wireless 3-D integration using inductive coupling links (ICLs) has recently gained attention as a low-cost alternative to through-silicon vias (TSVs) for interconnecting stacked silicon tiers. However, 3-D integration using ICLs is often criticized for its inferior energy efficiency compared with conventional approaches. To address this challenge, in this article, we present a low-energy ICL transceiver that combines a spike-latency encoding scheme (to reduce the number of energy-expensive analog transmit pulses by encoding data in the time domain) and a tunable current driver (to minimize the transmit energy depending on the given integration scenario). The proposed transceiver is modeled mathematically, simulated in 0.35um, 65nm, and 28nm CMOS technologies and experimentally validated in a two-tier 3-D stacked silicon test chip. Silicon evaluation of the proposed modulation approach demonstrates an energy of 7.4pJ/bit, representing a reduction >13\% when compared with previously reported schemes (or 7.4% when also considering the additional energy overheads of peripheral clock timing control circuits). The simulated results show even greater energy savings (up to 28%) at more advanced technology nodes. Combined with the adaptive current driver, this results in a 7.7x improvement in energy per bit compared with the state-of-the-art implementations across the same communication distance, marking an important progression toward cost and energy-efficient 3-D integration.

Text
A Spike-Latency Transceiver with Tuneable Pulse Control for Low-Energy Wireless 3D Integration - Accepted Manuscript
Download (5MB)

More information

Accepted/In Press date: 7 April 2020
e-pub ahead of print date: 6 May 2020
Keywords: 3-D integrated circuit (IC), inductive, time-domain coding, transceiver, wireless links

Identifiers

Local EPrints ID: 441286
URI: http://eprints.soton.ac.uk/id/eprint/441286
ISSN: 0018-9200
PURE UUID: 8041dbb7-45af-47b7-808f-f4d93b70287d
ORCID for Benjamin James Fletcher: ORCID iD orcid.org/0000-0002-4957-1934

Catalogue record

Date deposited: 08 Jun 2020 16:32
Last modified: 08 Oct 2020 16:32

Export record

Altmetrics

Contributors

Author: Benjamin James Fletcher ORCID iD
Author: Shidhartha Das
Author: Terrence Mak

University divisions

Download statistics

Downloads from ePrints over the past year. Other digital versions may also be available to download e.g. from the publisher's website.

View more statistics

Atom RSS 1.0 RSS 2.0

Contact ePrints Soton: eprints@soton.ac.uk

ePrints Soton supports OAI 2.0 with a base URL of http://eprints.soton.ac.uk/cgi/oai2

This repository has been built using EPrints software, developed at the University of Southampton, but available to everyone to use.

We use cookies to ensure that we give you the best experience on our website. If you continue without changing your settings, we will assume that you are happy to receive cookies on the University of Southampton website.

×