Hardware architecture for real-time EEG-based functional brain connectivity parameter extraction

To cite this article before publication: Rafael Angel Gutierrez Nuno et al 2020 J. Neural Eng. in press https://doi.org/10.1088/1741-2552/abd462

Manuscript version: Accepted Manuscript

Accepted Manuscript is “the version of the article accepted for publication including all changes made as a result of the peer review process, and which may also include the addition to the article by IOP Publishing of a header, an article ID, a cover sheet and/or an 'Accepted Manuscript' watermark, but excluding any other editing, typesetting or other changes made by IOP Publishing and/or its licensors”

This Accepted Manuscript is © 2020 IOP Publishing Ltd.

During the embargo period (the 12 month period from the publication of the Version of Record of this article), the Accepted Manuscript is fully protected by copyright and cannot be reused or reposted elsewhere.

As the Version of Record of this article is going to be / has been published on a subscription basis, this Accepted Manuscript is available for reuse under a CC BY-NC-ND 3.0 licence after the 12 month embargo period.

After the embargo period, everyone is permitted to use copy and redistribute this article for non-commercial purposes only, provided that they adhere to all the terms of the licence https://creativecommons.org/licences/by-nc-nd/3.0

Although reasonable endeavours have been taken to obtain all necessary permissions from third parties to include their copyrighted content within this article, their full citation and copyright line may not be present in this Accepted Manuscript version. Before using any content from this article, please refer to the Version of Record on IOPscience once published for full citation and copyright details, as permissions will likely be required. All third party content is fully copyright protected, unless specifically stated otherwise in the figure caption in the Version of Record.

View the article online for updates and enhancements.
Hardware architecture for real-time EEG-based functional brain connectivity parameter extraction

Rafael Angel Gutierrez Nuno, Chi Hang Raphael Chung and Koushik Maharatna
Faculty of Engineering and Physical Sciences, Electronics and Computer Science, University of Southampton, SO17 1BJ, Southampton, United Kingdom
E-mail: {R.GutierrezNuno, chrclu16, km3}@soton.ac.uk
Sept. 2020

Abstract.
Approach. We performed an algorithm to architecture mapping for the calculation of Phase Lag Index (PLI) to form the functional connectivity networks and the extraction of a set of graph-theoretic parameters to quantitatively characterize these networks. This mapping was optimized using approximations in the mathematical definitions of the algorithms which reduce its computational complexity and produce a more hardware amenable implementation.
Main results. The architecture was developed for a 19-channel EEG system. The system can calculate all the functional connectivity parameters in a total time of 131 µs, utilizes 71% logic resources, and shows 51.84 mW dynamic power consumption at 22.16 MHz operation frequency when implemented in a Stratix IV EP4SGX230K FPGA. Our analysis also showed that the system occupies an area equivalent to approximately 937K 2-input NAND gates, with an estimated power consumption of 39.3 mW at 0.9 V supply using a 90 nm CMOS Application Specific Integrated Circuit (ASIC) technology.
Significance. The proposed architecture can calculate the functional brain connectivity and extract the graph-theoretic parameters in real-time with low power consumption. This characteristic makes the architecture ideal for applications such as a wearable closed-loop neurofeedback systems, where constant monitoring of the brain activity and fast processing of EEG is necessary to control the appropriate feedback.

Keywords: Functional connectivity, Phase Lag Index, Graph Connectivity, FPGA, EEG, real-time processing. Submitted to: J. Neural Eng.

1. Introduction

Electroencephalogram (EEG) is a non-invasive modality for monitoring brain activities and has been widely applied in clinical neuroscience. Recently, using EEG in
Hardware architecture for real-time EEG-based FC parameter extraction

Figure 1. The overall concept for a real-time functional brain connectivity driven Transcranial Current Stimulation system.

conjunction with techniques such as functional brain connectivity (FC) and graph-theoretic characterization of these connectivity networks showed promising results in the detection/diagnosis of different cognitive disorders such as epilepsy [1, 2], Alzheimer’s [3,4], Parkinson’s [5,6], and autism [7,8]. The advent of wireless EEG with dry electrodes has widened its potential application in nomadic environments where brain activity monitoring and subsequent neurofeedback could be applied in a closed-loop system for treating neurological disorders “anytime, anywhere”. The present work is part of a larger visionary project for developing real-time FC driven Transcranial Current Stimulation (TCS) based neurofeedback to treat cognitively impaired subjects in out-of-clinic settings. The overall concept of the system is shown in Figure 1. We envisage it as a wearable device with continuous capture of EEG signals which are used to formulate FC on-the-fly and compare it with templates of the desired “correct” functional brain connectivity. According to the outcomes of this comparison, a special controller module may control the appropriate multi-site TCS distribution with the aim of matching the desired FC. All of the associated operations will be performed in an iterative closed-loop control process that provides the patient with the appropriate stimulus at the right time instant. To make it a sustainable device, it needs to finish the overall process in the order of a second and will need low energy consumption for longer operational battery life owing to its potential continuous operation.

Traditional offline processing where the data is transmitted either to a mobile phone or a central computing facility is not applicable in this device owing to the real-time constraint to complete the entire control loop. The whole loop involves not only computationally demanding processes such as FC formulation and graph-theoretic parameter extraction but also an adjustment of stimulus current topography through the controller subsystem that would require a significant amount of time to complete using traditional offline processing. Another important point is the need for the system to have low energy consumption to sustain its operation. In [9], there is an extensive discussion about this issue in the general scenario of physiological parameter monitoring. It showed that instead of transmitting the data continuously to a central facility, better energy performance could be obtained by processing the signal locally at a sensor device provided the computationally expensive algorithms could be approximated as
Hardware architecture for real-time EEG-based FC parameter extraction

a computationally light version without sacrificing the accuracy too much. Thus, a self-sustained and highly computation-demanding wearable system such as the one we envision is best realized using dedicated Application Specific Integrated Circuit (ASIC) design. This calls for an algorithm to architecture mapping optimization in terms of computational burden to make the algorithm “lightweight” without affecting the desired performance. To achieve this, in this work we propose a novel system hardware architecture for a 19-channel EEG system that has two main modules, namely, computation of PLI matrix resulting into the formulation of FC and, the extraction of graph-theoretic parameters from these FCs. This architecture is based on the proof-of-concept work presented in [10] and [11]. However, those two works only presented the two modules required for implementing the entire system, namely, the PLI computation and graph-theoretic parameters extraction respectively. In this work we present a complete and integrated solution to perform the whole calculation of the FC measurements from EEG signals in real-time. To our knowledge this is the very first attempt to implement such a system in real-time hardware. The main novelty lies in the proposed approximations in the mathematical definitions of the graph-theoretic parameters which make them ”lightweight”, i.e., reduce the numbers of computationally intensive arithmetic operations such as divisions, multiplications and square/cubic rooting that are fundamental in the conventional definitions of these parameters. We showed that such approximations have minimal impact on the final performance of the system by comparing the hardware outputs with the traditional software [12, 13] implementation of these parameters. This optimal algorithm-to-architecture mapping methodology made the overall design amenable for hardware implementation as the circuit components required for realising the above-mentioned arithmetic operations consume significantly large silicon areas and energy. Furthermore, this design can act as an emulation alternative in real-time to the current MATLAB simulation toolboxes (NBT [12], BCT [13] and HERMES [14]) which performs the calculation in an offline manner, enabling faster exploration of different cognitive phenomena. The proposed design is a stand-alone unit that takes appropriately preprocessed EEG signal (from a separate system) as its input to generate the quantitative graph-theoretic parameters for characterising the FC.

It is worth mentioning that from the overall system perspective, a set of preprocessing steps would be needed before inputting the signal into our architecture. This process will include the artifact removal and band-pass splitting so the analysis can be performed on the clean signal and at specific frequency bands (delta, theta, alpha, beta, gamma). The removal of artifacts in EEG signals has been extensively discussed in the literature and therefore we decide to leave it out of the scope of this work and focus only on the architecture design for the FC and graph-theoretic parameters.
Table 1. Summary of the graph-theoretic parameters and its relationship with brain functions [13].

<table>
<thead>
<tr>
<th>Graph-theoretic parameter</th>
<th>Relationship to brain function</th>
</tr>
</thead>
<tbody>
<tr>
<td>Degree</td>
<td>Interconnection between one region and other regions of the brain.</td>
</tr>
<tr>
<td>Degree (weighted)</td>
<td>Similar to the degree but also represent the strength between these regions.</td>
</tr>
<tr>
<td>Density</td>
<td>The ratio between the brain regions connected and all the possible connections among all regions.</td>
</tr>
<tr>
<td>Clust. coeff.</td>
<td>Measures how the different regions of the brain tend to cluster between them.</td>
</tr>
<tr>
<td>Trans.</td>
<td>Similar to the clustering coefficient but it measures the segregation in the whole brain instead of focusing on every region.</td>
</tr>
<tr>
<td>Charact. path length</td>
<td>Establish how efficient is the intercommunication among different brain regions.</td>
</tr>
<tr>
<td>Ecc., Rad. and Dia.</td>
<td>Based on the characteristic path, these parameters establish the most/worst communication path form between the different brain regions.</td>
</tr>
</tbody>
</table>

2. Background

2.1. Relationship between the functional connectivity parameters and brain functions

Functional brain connectivity has been shown as one of the main methods to understand the functions of the brain. Typically, FC creates a graph amongst different areas of the brain where each area of the brain represents a node of the graph whilst the arcs between them represent the connectivity strengths between different brain regions (nodes). The fundamental importance of such an approach is that it can characterize the information communications between different parts of the brain quantitatively in terms of graph network. Two global characteristics of the brain that are important for any neurodegenerative/neurodevelopmental disease (such as Alzheimer’s, epilepsy, autism and Parkinson’s [1–8]) are: 1) the ability of the brain to integrate information from a distant source and; 2) specialized local processing. The graph-theoretic parameters that could quantitatively describe such properties of brain are shown in the Table 1.
Hardware architecture for real-time EEG-based FC parameter extraction

2.2. Phase Lag Index (PLI)

The PLI is a functional connectivity measurement commonly used to analyze EEG signals [4,6,15] introduced by [16] as a new measure to address the problem of volume conduction in functional connectivity. The PLI is calculated using (1), where $\phi$ is the instantaneous phase of the signal in the channels $i$ and $j$, across a window with a total of $L$ samples.

$$PLI(i,j) = \left| \frac{1}{L} \sum_{l=1}^{L} \text{sign}(\phi_i(l) - \phi_j(l)) \right|$$ (1)

The matrix obtained using (1) is an N-by-N matrix where the $N$ corresponds to the number of nodes in the network (total number of electrodes in the EEG). Every “$i$, $j$” element in the matrix is known as an edge, and it represents the synchronization between these two $i$ and $j$ nodes.

2.3. Degree and Weighted Degree

The node degree is a measurement used to represent the interconnection of one node with the other nodes in the network. This provides information about how closely interconnected the nodes in the network are. The node degree can be estimated using (2), counting the number of edges ($a_{ij}$) greater than a certain threshold (i.e. zero) for a particular node $i$. Furthermore, a weighted degree ($k^w_i$) could also be calculated but in this case, the weights ($w$) of the edges are accumulated for a particular node. The weighted degree not only establishes that there is a connection between two nodes but also provides information about how strong this connection is.

$$k_i = \sum_{j=1}^{N} a_{ij} ; k^w_i = \sum_{j=1}^{N} w_{ij}$$ (2)

2.4. Density

The density can be obtained using (3), which counts the number of edges ($w$) greater than a threshold in the upper triangular elements of the matrix and divided by the total possible number of connections in the network. This ratio provides information on how dense the connection between the different brain regions is.

$$D = 2 \sum_{j,i\in N \land j>i} \text{upper}(w_{ij} > \text{threshold})/(N^2 - N)$$ (3)

2.5. Clustering Coefficient

The clustering coefficient is used to measure the cliquishness between a group of nodes in the network, which in turn determines how clustered the network is [17]. The calculation
Hardware architecture for real-time EEG-based FC parameter extraction

of the clustering coefficient is done as in (4), calculating the geometric mean ($t_i$) of the weights ($w$) for all the possible triangles around a specific node $i$.

$$t_i = \frac{1}{2} \sum_{j,h \in N} \sqrt{w_{ij}w_{jh}w_{ih}} ; \quad CC_i = \sum_{i \in N} \frac{2t_i}{k_i(k_i - 1)}$$ (4)

Also, it is possible to obtain the mean clustering coefficient as in (5) which gives a more general idea of how clustered the whole network is.

$$CC_{mean} = \frac{1}{N} \sum_{i \in N} CC_i$$ (5)

2.6. Transitivity

Transitivity is a variation of the mean clustering coefficient measurement used to understand the segregation of the whole network. The transitivity is calculated using (6), similar to the clustering coefficient but in this case, the values of the numerator and denominator of every node are accumulated before performing the division. This normalization helps the transitivity to be less susceptible to nodes with a lower degree [13] and therefore its advantage over the mean clustering coefficient.

$$T = \frac{\sum_{i \in N} 2t_i}{\sum_{i \in N} k_i(k_i - 1)}$$ (6)

2.7. Characteristic Path Length

The characteristic path length is a measurement of integration that describes the interconnection among the different nodes and how efficient the communication between them is. The characteristic path length is defined in (8). The shortest distance ($d_{ij}$) between two nodes can be obtained using (7), where $f(w)$ is a function to convert the edge values into distance values. A commonly used function is the inverse value of the weight.

$$d_{ij} = \text{ShortestPath}_{ij}(f(w))$$ (7)

$$CPL = \frac{\sum_{i \in N} \sum_{j \neq i} d_{ij}}{N(N - 1)}$$ (8)

Once the edge values are converted into distances, the shortest distance between the two nodes is found. The most common algorithm used to find the shortest distance between two nodes is Dijkstra’s algorithm (DA) presented in [18]. The steps to perform the DA are the following:

(i) Create a set of unvisited nodes, which includes all nodes except node $i$.

(ii) Set the tentative distance $d$ between the node $i$ and every other node $j$ to the edge length between them, i.e. $d_{ij} = l_{i,j}$. Throughout the algorithm, $d_{i,j}$ will hold the shortest path length from $i$ to $j$ through visited nodes. Currently, only node $i$ is visited, so the initial value of $d_{i,j}$ is $l_{i,j}$.
(iii) In the set of unvisited nodes, find the node \( k \) with the shortest tentative distance.

(iv) For every node \( j \), update the tentative distance as follows: \( d_{i,j}^{(new)} = \text{minimum}(d_{i,j}, d_{i,k} + l_{k,j}) \). The existing shortest path from \( i \) to \( j \) through visited nodes has a path length of \( d_{i,j} \). If a path through node \( k \) (which has length \( d_{i,k} + l_{k,j} \)) is shorter, this would become the new shortest path between the nodes.

(v) Remove node \( k \) from the set of unvisited nodes. Repeat steps 3–5 until the set of unvisited nodes is empty.

(vi) After visiting all nodes, \( d_{i,j} \) now holds the shortest path length from \( i \) to \( j \) through visited nodes.

2.8. Eccentricity, Radius and Diameter

The eccentricity is the maximum distance between two nodes in the network. In addition to this measurement, there is also the radius and diameter of a network, which corresponds to the minimum and maximum distance respectively for the whole graph. The distance between the nodes is calculated using (7) as in the characteristic path length.

3. Optimization of graph-theoretic metrics in terms of computation complexity

As described in the aforementioned section, each of the graph-theoretic parameters requires complex arithmetic computations such as computing cubic root, divisions and multiplications. Typically, such operations require significant arithmetic resources and therefore have a direct impact on the energy consumption of the architecture as energy consumption is directly proportional to the arithmetic complexity. Therefore, to make the system efficient, one may need to approximate the mathematical definitions of graph-theoretic parameters so that they can be amenably mapped to a hardware platform while reducing the overall computational complexity - ideally avoiding dividers and cubic root computations and using a minimal number of multiplications - without sacrificing accuracy. In this section, we describe the approximations in the definitions of the graph-theoretic parameters done in this work for an efficient algorithm to architectural mapping leading to optimization of arithmetic resources. From the equations (4) and (6) in section 2 it can be seen that transitivity and clustering coefficient all require computation of the geometric mean of triangles in the matrix and the Degree. Therefore, we have decided to consider the clustering coefficient computation as a core computational unit that apart from computing clustering coefficients also outputs the geometric mean of all the triangles \( t_i \) and the degree. These values are then shared with the transitivity and density to perform the respective calculations as shown in Figure 2. In this way, the values are reused and redundant hardware in the system is eliminated.
3.1. Design considerations

Since this is the first attempt, to our knowledge, for implementing such a system in hardware, there is no existing design specification for such a system. However, given the visionary application described in Section 1, we considered the following conservative logical design constraints. The overall sensing, parameter extraction and the stimulation process (see Figure 1) need to be completed within 1 ms considering the neuronal firing rate is $O(\text{ms})$. This leaves only a fraction of a ms to complete the FC computation and corresponding graph-theoretic parameters extraction part, which is the main focus of this paper. Therefore, we conservatively estimated our real-time definition in this scenario as $<0.5$ ms. In terms of duration of operation over a day, we do not envisage that the system will need to operate continuously for more than 18 hours in the worst case and its battery could be recharged during the sleeping time of a subject. Considering the current battery capacity of a wearable system is 4200 mAh at 3.82 V [19], this means that the ceiling of the current consumption of the system $\leq 233$ mA/hour. Considering this figure, the energy consumption of the system should be $\leq 890$ mW.

3.2. Clustering Coefficient Optimization

The most computationally expensive operation needed in the clustering coefficient calculation is the computation of the geometric mean of all the triangles $t_i$. This is an iterative process that involves the multiplication of the weights for every possible triangle permutation as in (4) followed by cubic root evaluation. As can be seen in [20,21] such computation needs significant arithmetic resources. To avoid that, we opt to take a different approach by completely avoiding evaluation of cubic root and simply using the multiplication between the weights as the numerator in (9) as in essence the cubic root will only contribute in terms of a scaling factor and not in terms of the actual nature of the $t_i$ and hence for the value of clustering coefficients.

\[
t_i = \frac{1}{2} \sum_{j,k \in N} w_{ij}w_{jk}w_{kh} ; \quad CC_i = \sum_{i \in N} \frac{2t_i}{k_i(k_i - 1)} \quad (9)
\]
**Hardware architecture for real-time EEG-based FC parameter extraction**

Figure 3. Block diagram of the hardware architecture proposed for the PLI calculation. Extracted from [10].

Table 2. Correlation between the clustering coefficient and the transitivity obtained with and without the cubic root.

<table>
<thead>
<tr>
<th>Subject</th>
<th>Clustering Coefficient</th>
<th>Transitivity</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0.898</td>
<td>0.928</td>
</tr>
<tr>
<td>2</td>
<td>0.920</td>
<td>0.948</td>
</tr>
<tr>
<td>3</td>
<td>0.918</td>
<td>0.936</td>
</tr>
<tr>
<td>4</td>
<td>0.905</td>
<td>0.923</td>
</tr>
<tr>
<td>5</td>
<td>0.942</td>
<td>0.959</td>
</tr>
<tr>
<td>6</td>
<td>0.937</td>
<td>0.960</td>
</tr>
<tr>
<td>7</td>
<td>0.914</td>
<td>0.932</td>
</tr>
<tr>
<td>8</td>
<td>0.901</td>
<td>0.915</td>
</tr>
<tr>
<td>9</td>
<td>0.943</td>
<td>0.948</td>
</tr>
<tr>
<td>10</td>
<td>0.953</td>
<td>0.957</td>
</tr>
<tr>
<td>Mean</td>
<td>0.923</td>
<td>0.941</td>
</tr>
</tbody>
</table>

To verify the impact of such modification in the definition of $t_i$, we carried out a correlation analysis of the clustering coefficient calculated using (4) and (9) withdrawing five-minute real EEG signals from 10 different subjects using data obtained from [22]. The data was recorded by 23-channels at 256 Hz with 16-bit resolution. The results are shown in Table 2. The average correlation between these signals is 0.923, which indicates that even though the scale of the signal is different, the morphology of the signals remains very close to the original and therefore could be used in the characterization of FC matrices.

To reduce the complexity even further, we utilize the symmetry properties of the PLI matrix. This leads to the computation involving only the elements of the upper triangle of the PLI matrix in the geometric mean calculation of $t_i$ resulting in a reduction of computational complexity by half. This optimized geometric mean of $t_i$ was then used to calculate clustering coefficients as well as the degree $k_i$ (which was also used in the calculation of the clustering coefficient).
3.3. Transitivity

Since the transitivity calculation is similar to the clustering coefficient, we reuse the geometric mean and the degree for deriving transitivity. To validate that the modifications done to the clustering coefficient do not affect the calculations of the transitivity, the same correlation analysis has been done and its results are shown in Table 2. The average correlation is 0.9405, which demonstrates that not using the cubic root on the triangle calculation does not have a substantial impact on the transitivity either.

3.4. Density

Exploiting the symmetric properties of PLI, the summation of the binary degree $k_i$ is equal to two times the summation of the non-zero values in the upper triangular elements of the matrix. Thus, it is possible to calculate the density as in (10) with the already calculated degree, reducing the arithmetic resources required.

$$ D = \frac{\sum_{i \in N} k_i}{N(N-1)} $$

4. Hardware architecture

The system is composed of two main core modules: the PLI calculation and the graph connectivity module as shown in Figure 2. The first one calculates the PLI matrix from an EEG signal, while the graph connectivity module uses that matrix to extract the graph-theoretic parameters discussed in section 2.

4.1. PLI Architecture

The architecture used for the PLI calculation is the same as the one presented in [10] and it is shown in Figure 3. The main components of this architecture are the Analytical signal, Phase calculation and PLI calculation modules. The Analytical signal module performs a Fast Fourier Transform (FFT) to the EEG signal followed by a convolution with a mask function that doubles the power for frequencies higher than zero, keep the same power when the frequency is equal to zero, and makes the power equal to zero for the rest of the frequencies. After this, an inverse FFT (IFFT) is performed to obtain the analytical signal. The analytical signal is a complex signal in which the real component is the original signal ($x(t)$) and the imaginary component ($\tilde{x}(t)$) corresponds to the Hilbert transform. Then, the instantaneous phase is obtained by calculating the arctan function of the analytical signal. This is done using a COordinate Rotation DIgital Computer (CORDIC), which is a low complexity computing technique commonly used to perform arithmetic operations in hardware. Finally, the PLI calculation module uses these instantaneous phases to calculate the PLI value as in (1). This architecture was extended to 19-channels in this work instead of 16-channels as originally done in [10].
Hardware architecture for real-time EEG-based FC parameter extraction

4.2. Clustering Coefficient

As explained in section 3, the clustering coefficient module is considered as a core module that calculates not only the clustering coefficient but also the geometric mean of the triangles and the degree (binary and weighted). The block diagram of this module is presented in Figure 4, consisting of three basic processing blocks: geometric mean, degree and weighted degree. The geometric mean $t_i$ was calculated first as in (9), multiplying and accumulating the weights of all the possible permutations for every node $i$ in the matrix. At the same time, the degree (binary and weighted) are calculated in the respective blocks (explained in a later subsection). Once the geometric mean of all the permutations in node $i$ have been done, the values are divided by $k_i(k_i - 1)$. The same process is repeated for every node and the results are accumulated until the final clustering coefficient value is obtained.

4.3. Degree and Weighted Degree

The degree and the weighted degree are calculated as in (2), accumulating the number of edges greater than zero and the weights of the edges respectively for every node in the matrix. Both degrees are calculated in the clustering coefficient module. By doing all triangles permutations for every node, we guarantee that all the edges of this node will be used at least once, therefore it is possible to reuse these weight values in the calculation of the degree. By doing this it is not necessary to include an extra copy of the PLI values and the extra logic to perform the degree calculation in a separate process. The only disadvantage of this is that the degree calculation would take longer than it would have done using a separate process, but this does not have a critical impact on the performance since the degree result is still available before the other calculations, e.g. the clustering coefficient.

4.4. Density

As mentioned before, the density module reuses the previously computed values of the degree in the clustering coefficient module, and thus consists only of an accumulator and divider as shown in Figure 5. The density is calculated as in (10), accumulating the
Hardware architecture for real-time EEG-based FC parameter extraction

![Block diagram of the hardware architecture proposed for the Density.](image1)

**Figure 5.** Block diagram of the hardware architecture proposed for the Density.

![Block diagram of the hardware architecture proposed for the Transitivity.](image2)

**Figure 6.** Block diagram of the hardware architecture proposed for the Transitivity.

degree values of every node followed by a division by the total number of elements outside the main diagonal. Since the total number of elements is constant, we precompute the inverse of it and multiply this inverted value with the output of the accumulator to perform the division operation. This approach reduces the total arithmetic complexity as opposed to using an arithmetically complex full divider.

4.5. Transitivity

The transitivity calculation is almost identical to the clustering coefficient with the exception that the numerator and denominator are accumulated before performing the division. Thus, the triangle and the degree values from the clustering coefficient calculation are reused here and the only extra hardware needed is an accumulator for the numerator, a multiplier and accumulator for the denominator and the final divider to perform the calculation. The architecture for the transitivity is shown in Figure 6.

4.6. Characteristic Path Length (CPL)

To perform the CPL calculation it is necessary to map the weights of every edge in the matrix to an equivalent distance. Here, we decided to perform the mapping as in (11). With this mapping, the weight values closer to one which represents a strong connection on the brain connectivity matrix will have a small distance value. On the other hand, values close to zero will have a greater distance value representing a weak connection between the nodes.

\[ f_{ij}(w_{ij}) = 1 - w_{ij} \] (11)

Once the mapping is done, the shortest path is found using Dijkstra’s algorithm (DA) discussed in Section 2. The Shortest Path Finding Unit (SPFU) in Figure 7 (a), performs the distance mapping shown in (11) and compares the actual minimum distance from the node against the particular node distance plus the current node distance, as
it is done in step 4 in Section 2. The Minimum finding unit finds the node with the minimum distance that will be used as the new node (step 5) and the current node distance is updated with this node distance. The process is repeated until the distance from the initially selected node and the rest of the nodes is found. Then, the whole process is repeated with a different initial node and the minimum distance from that node with respect of the other is found. When all the minimum distances from all the nodes with respect to the other nodes is completed, these values are accumulated and later divided by \(N^2 - N\) as in (8), obtaining the final CPL value.

4.7. Eccentricity, Radius and Diameter

To calculate these three measurements, it is necessary to calculate first the shortest distance between nodes. This is already done during the calculation of the CPL, then these values are stored and reused here. Then the calculation is just as simple as finding the maximum values for every node (eccentricity) and finding the maximum and minimum of the whole network (diameter and radius respectively). This is done by checking node distance and using a comparator to determine if the new value becomes a maximum/minimum against the previous value examined.

5. Validation and Results

To verify the proper behavior of the complete system, all the modules were connected together, and a functional test was performed using simulations.

5.1. Validation data

The validation was done using a five-minute, 19-channel EEG signal recorded at 256 Hz, from 10 different subjects. These records were obtained from the database of [22]. These EEG signals are the same used in the parameter optimization for section 3.
**Hardware architecture for real-time EEG-based FC parameter extraction**

![Figure 8](image_url)  
*Figure 8.* Histogram with the relative error results from the functional validation for every graph-theoretic parameter calculated for the 600 windows and the 10 subjects. The straight line shows the histogram fit of the relative error in order to appreciate better the distribution of the error. Inside every plot was added the mean RMSE, mean and standard deviation value for all parameters.

### 5.2. Functional Validation

The proposed system was simulated using the ModelSim software and the output of this system was compared with the output obtained using the toolbox from [13]. The window size used in the PLI calculation was 128 samples. Since the EEG used was sampled at 256 Hz, it is possible to calculate two windows for every second of the EEG. Therefore, a five-minute EEG signal will generate a total of 600 PLI matrices for every subject. From every PLI matrix, the graph-theoretic parameters mentioned in section 2 are calculated, followed by calculation of the relative error between the hardware architecture and the MATLAB toolbox. The same process was repeated for every one of the 10 subjects.

#### 5.2.1. Error Calculation

The results of the relative error are shown in Figure 8 as a histogram for every parameter calculated across all the windows and all the subjects. Based on the distribution fit of the histogram fit in this figure, it can be observed that the center of the curve is located close to zero, which indicates that for most of the values obtained the relative error is concentrated in this area. The degree is the one with the maximum relative error range that goes from -7.97% to 7.82% (mean = -0.076%, 3σ = 7.9%). Despite this wide range, most of the errors obtained were concentrated in a range of about -2% to 2%. In addition, the RMSE value was calculated for all the parameters. The maximum RMSE found among all the parameters is 0.123 for the degree, a small value that also proves the correct behavior of the system.
Table 3. Number of clock cycles required for the calculation of the different parameters.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Clock Cycles</th>
</tr>
</thead>
<tbody>
<tr>
<td>Degree</td>
<td>$N\binom{N-1}{2}+1$</td>
</tr>
<tr>
<td>Degree (weighted)</td>
<td>$N\binom{N-1}{2}+1$</td>
</tr>
<tr>
<td>Clustering Coefficient</td>
<td>$N\binom{N-1}{2}+7$</td>
</tr>
<tr>
<td>Transitivity</td>
<td>$N\binom{N-1}{2}+6$</td>
</tr>
<tr>
<td>Density</td>
<td>$N\binom{N-1}{2}+2$</td>
</tr>
<tr>
<td>Characteristic Path Length</td>
<td>$N^2+N+1$</td>
</tr>
<tr>
<td>Eccentricity, Radius, Diameter</td>
<td>$N^2+N+1$</td>
</tr>
</tbody>
</table>

5.2.2. Time Calculation: The number of clock cycles required to perform the calculation of every connectivity measurement can be found in Table 3, where $N$ corresponds to the number of Channels and the $\binom{N-1}{2}$ is a function to obtain all the possible combinations for $N - 1$ channels for 2 positions.

In Table 3, the measurement with the longer calculation time was the clustering coefficient. The reason for this is the extensive iterative processing done to calculate the geometric mean of all the possible triangles for a specific node. This triangle calculation could be performed in parallel if desired, instantiating as many modules as the number of nodes in the system. Nevertheless, without parallelization the design is still fast enough for real-time implementation, thus an increase in the speed is not necessary and will only increase the resources needed and the power consumption of the system. The total calculation time on MATLAB is 3.74ms, which is about 28 times higher than ours (131us). It is worth mentioning is that the time required to perform the degree is almost as long as the Clustering coefficient because the degree is calculated during the same process. Indeed, the degree is a simple measurement that could be obtained faster than the actual time, but that implies creating another instance of the PLI matrix and extra logic to perform the calculation independently from the clustering coefficient. Since there is no benefit in calculating the degree faster, in this work it was opted to keep the degree calculation in conjunction with the clustering coefficient.

5.3. Hardware savings

In this subsection, we compare the hardware savings achieved with our approximations compared to a one-to-one implementation of the algorithm. This is shown in Table 4 in terms of 2-input NAND gates. In this table we converted all the adders, multipliers, dividers, and comparators complexities in terms of 2-input NAND gates, providing an easier way to compare these elements since each of them may require a different number of logic gates for its implementation. It is important to mention that on this table, the optimized degree is considered zero since it is implemented inside the Clustering
Hardware architecture for real-time EEG-based FC parameter extraction

Table 4. Comparison between the one-to-one implementation against the optimized proposed architecture in terms of 2-input NAND gates.

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Degree</td>
<td>150</td>
<td>0</td>
<td>100</td>
</tr>
<tr>
<td>Degree (weigh.)</td>
<td>135</td>
<td>0</td>
<td>100</td>
</tr>
<tr>
<td>Density</td>
<td>2,002</td>
<td>1,296</td>
<td>35.26</td>
</tr>
<tr>
<td>Clust. coeff.</td>
<td>68,863</td>
<td>59,472</td>
<td>13.63</td>
</tr>
<tr>
<td>Trans.</td>
<td>69,013</td>
<td>43,081</td>
<td>37.57</td>
</tr>
<tr>
<td>Charact. path len.</td>
<td>15,548</td>
<td>11,676</td>
<td>24.90</td>
</tr>
<tr>
<td>Ecc., Rad. and Dia.</td>
<td>315</td>
<td>315</td>
<td>0</td>
</tr>
<tr>
<td>Total</td>
<td>156,026</td>
<td>115,840</td>
<td>25.75</td>
</tr>
</tbody>
</table>

Table 5. Synthesis results for the different modules of the system and the final design.

<table>
<thead>
<tr>
<th></th>
<th>Comb. ALUT</th>
<th>Reg. Blocks (bits)</th>
<th>Mem. Blocks (bits)</th>
<th>DSP Blocks</th>
<th>Freq. (MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>PLI</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PLI calculation system</td>
<td>22,398</td>
<td>95,406</td>
<td>40,408</td>
<td>192</td>
<td>215.05</td>
</tr>
<tr>
<td><strong>Graph-theoretic Parameters</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Clust. coeff.</td>
<td>3,892</td>
<td>2,105</td>
<td>0</td>
<td>9</td>
<td>23.74</td>
</tr>
<tr>
<td>Trans.</td>
<td>1,873</td>
<td>86</td>
<td>0</td>
<td>0</td>
<td>564.33</td>
</tr>
<tr>
<td>Density</td>
<td>65</td>
<td>15</td>
<td>0</td>
<td>0</td>
<td>800</td>
</tr>
<tr>
<td>Charact. path length</td>
<td>4,517</td>
<td>2,002</td>
<td>0</td>
<td>4</td>
<td>61.39</td>
</tr>
<tr>
<td>Ecc., Rad. and Dia.</td>
<td>200</td>
<td>546</td>
<td>0</td>
<td>0</td>
<td>200.36</td>
</tr>
<tr>
<td>Graph-theoretic parameters system</td>
<td>11,835</td>
<td>6,060</td>
<td>0</td>
<td>17</td>
<td>22.16</td>
</tr>
</tbody>
</table>

**PLI + Graph-theoretic parameters**

Final design | 33,679 | 101,205 | 40,408 | 209 | 22.16 |

coefficient module. After all the optimizations the total saving comes to around 25% which translates in an equal reduction of area and power consumption of the final system compared to a one-to-one implementation.

5.4. Synthesis Results

After the functional test was performed and the system was performing as expected, the next step is to perform the synthesis of the system on an FPGA. The FPGA used for this system is the Stratix IV GX EP4SGX230K. The synthesis results for every module are shown in Table 5.
Table 6. Architectural complexity estimation using NAND gates.

<table>
<thead>
<tr>
<th>Module</th>
<th>No. of NAND</th>
</tr>
</thead>
<tbody>
<tr>
<td>Analytical sig.</td>
<td>409,374</td>
</tr>
<tr>
<td>Phase Calc.</td>
<td>92,160</td>
</tr>
<tr>
<td>PLI Calc.</td>
<td>318,960</td>
</tr>
<tr>
<td>PLI Unit (19 Ch. system)</td>
<td>820,494</td>
</tr>
<tr>
<td>Degree</td>
<td>0</td>
</tr>
<tr>
<td>Degree (weighted)</td>
<td>0</td>
</tr>
<tr>
<td>Density</td>
<td>1,296</td>
</tr>
<tr>
<td>Clust. coeff.</td>
<td>59,472</td>
</tr>
<tr>
<td>Trans.</td>
<td>43,081</td>
</tr>
<tr>
<td>Charact. path length</td>
<td>11,676</td>
</tr>
<tr>
<td>Ecc., Rad. and Dia.</td>
<td>315</td>
</tr>
<tr>
<td>Graph-theoretic parameters system</td>
<td>115,840</td>
</tr>
<tr>
<td>PLI + Graph-theoretic parameters</td>
<td>936,334</td>
</tr>
</tbody>
</table>

The module with the highest resource usage was the PLI calculation, using 61% of the available resources on the board. In comparison to this, the proposed architecture for the calculation of the graph-theoretic parameters requires 9% of the total resources available at the board. Nonetheless, the calculation of the graph-theoretic parameters is slower than the PLI calculation, achieving a maximum frequency of 22.16 MHz. However, it is a well-known fact that although FPGA implementations provide design flexibility, they are inherently not optimized for area, speed and power compared to specialized ASIC implementation. To get a better understanding of hardware complexity, we performed an estimation of the logic gates required for the design by converting all the adders, multipliers, dividers, and comparators complexities in terms of 2-input NAND gates. We did not implement the FFT module here but implemented the full PLI and graph-theoretic parameter extraction circuits. The reason for not implementing FFT is that, there are several optimized implementations of it already proposed over the decades and any could be adopted for the current purpose depending upon the area and power budget. Therefore, for this estimation, we selected the implementation presented in [23] due to its low area and power consumption. The result is shown in Table 6 in terms of 2-input NAND gate equivalent.

5.5. Power Consumption

One important point for this design was to create a low power system. To demonstrate the low power capabilities of the devices a power estimation was obtained using the software provided by the manufacturer of the FPGA. This software guarantees a high
level of accuracy when the software is provided with enough switching activity from the simulations. The switching activity was generated running the simulations previously mentioned in section 5.2. The EEG data is provided at the same sample rate at which it was acquired, and the frequency used in the system is 22.16 MHz which is the maximum frequency achieved. The dynamic power consumption of the system in this particular FPGA at a VCC voltage of 0.9V is 51.84mW. This total power consumption is important if this design is meant to be implemented as a portable continuous monitoring system for instance. Based on this power consumption and the current battery capacities in portable devices like mobile phones, with a capacity up to 4200 mAh [19], the proposed system could be energized continuously for days. It could be integrated with other systems for a further, more advanced processing of the signal as a standalone system. Despite this promising result, however, as mentioned earlier, it is a well-known fact that FPGAs are inherently not as efficient in terms of power consumption as an ASIC implementation where a design can be optimized from the point of view of power consumption. Therefore, we expect the system to show even better power performance when implemented in ASIC. To establish that, we performed an estimation of the power consumption in a 90nm TSMC CMOS technology using Synopsis Design Compiler. In this estimation, we used the power reported in [23], which is an FFT module implemented in the same CMOS technology. Our results are presented in Table 7. Based on the estimations, the power consumption of the complete system will be around 39.37 mW, which represents a power saving of around 24% from the 51.84 mW estimated for the FPGA implementation. Furthermore, it is important to note that FPGA uses a CMOS technology of 40nm, less than half the size of the library used for the estimations. Thus, if a similar technology to the FPGA were to be used for the ASIC implementation, further power reduction can be expected.

5.6. Comparison

In literature, only the authors from [11] have presented an architecture that performs a calculation of the graph connectivity measurements. The comparison between this and the proposed system is presented in Table 8.

There are two major differences between these two systems. The first one is the inclusion of the module to calculate the PLI calculation in the proposed system. In [11], the authors did not perform the calculation of the instantaneous phase used for the calculation of the PLI because it was assumed that these phases were given as an input. In the proposed system, the input will be an EEG signal instead of phase values, and therefore includes the PLI calculation that was avoided in [11]. The second major difference is the way the graph-theoretic parameters are calculated. The whole architecture was redesigned with the main goal to reduce the number of arithmetic operations in the calculation. This not only allows to reduce the size of the final system but also is greatly reflected in the power consumption of the system. By reducing the number of arithmetic operations used, the total energy of the system is decreased as
Hardware architecture for real-time EEG-based FC parameter extraction

Table 7. Power consumption estimation for every module in the system.

<table>
<thead>
<tr>
<th>Module</th>
<th>Power (mW)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Analytical sig.</td>
<td>6.932</td>
</tr>
<tr>
<td>Phase Calc.</td>
<td>2.522</td>
</tr>
<tr>
<td>PLI Calc.</td>
<td>28.800</td>
</tr>
<tr>
<td>PLI Unit (19 Ch. system)</td>
<td>38.256</td>
</tr>
<tr>
<td>Degree</td>
<td>0</td>
</tr>
<tr>
<td>Degree (weighted)</td>
<td>0</td>
</tr>
<tr>
<td>Density</td>
<td>0.009</td>
</tr>
<tr>
<td>Clust. coeff.</td>
<td>0.787</td>
</tr>
<tr>
<td>Trans.</td>
<td>0.148</td>
</tr>
<tr>
<td>Charact. path length</td>
<td>0.021</td>
</tr>
<tr>
<td>Ecc., Rad. and Dia.</td>
<td>0.149</td>
</tr>
<tr>
<td>Graph-theoretic parameters system</td>
<td>1.116</td>
</tr>
<tr>
<td>PLI + Graph-theoretic parameters</td>
<td>39.372</td>
</tr>
</tbody>
</table>

Table 8. Comparison between the design presented in [11] and the design presented here.

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Degree</td>
<td>0</td>
<td>O(2^-7)</td>
<td>8</td>
<td>0</td>
<td>0</td>
<td>88</td>
<td>169</td>
<td></td>
</tr>
<tr>
<td>Degree (weighted)</td>
<td>O(2^-8)</td>
<td>O(2^-9)</td>
<td>64</td>
<td>0</td>
<td>0</td>
<td>88</td>
<td>169</td>
<td></td>
</tr>
<tr>
<td>Density</td>
<td>O(2^- in)</td>
<td>O(2^- in)</td>
<td>102</td>
<td>1</td>
<td>0</td>
<td>142</td>
<td>170</td>
<td></td>
</tr>
<tr>
<td>Clustering Coefficient</td>
<td>0</td>
<td>O(2^-14)</td>
<td>896</td>
<td>5</td>
<td>1024</td>
<td>5</td>
<td>87</td>
<td>175</td>
</tr>
<tr>
<td>Transitivity</td>
<td>O(2^-10)</td>
<td>O(2^-15)</td>
<td>903</td>
<td>3</td>
<td>1024</td>
<td>2</td>
<td>88</td>
<td>174</td>
</tr>
<tr>
<td>Characteristic path length</td>
<td>O(2^-6)</td>
<td>O(2^-9)</td>
<td>21</td>
<td>3</td>
<td>0</td>
<td>1</td>
<td>157</td>
<td>73</td>
</tr>
<tr>
<td>Eccentricity, Radius, Diameter</td>
<td>0</td>
<td>O(2^-9)</td>
<td>37</td>
<td>0</td>
<td>0</td>
<td>168</td>
<td>73</td>
<td></td>
</tr>
</tbody>
</table>

well. The reduction in resources used can be estimated by comparing the number of logic 2-input NAND gates that both architectures use. The number of gates reported in [11] is equal to 1,116K while in this work the estimate for the complete system came to around 937K (Table 6), about 16% less. Nevertheless, the architecture of [11] does not include the 19 channel PLI calculation and it is only doing the graph-theoretic parameter calculation. Thus, if we compare only the graph-theoretic parameter calculation of this work against [11], the 2-input NAND gates required for this architecture will be around 116K, representing a reduction of about 89% in the total 2-input NAND gates used. Additionally, even though is not possible to compare the power between both architectures since the CMOS technology is different (130 nm) from ours (90 nm), it is
expected that the reduction on logic elements previously discussed will have a similar impact in the total power consumption of the system. Even though there was a reduction in the number of arithmetic elements used for the operations, the proposed system is still able to perform the calculation in a similar time to that of the system presented in [11]. The difference in the calculation time between these two is seven clock cycles only. At the maximum frequency achieved, the total time required to calculate the graph-theoretic measurements in this design is equal to 7.89us compared to the 6.7us reported in [11]. Although the calculation time is longer in this design, this is a minor tradeoff that is compensated with fewer logic components and energy consumption.

6. Discussion

The connectivity method proposed here is at scalp level, however a source space analysis is also possible. By analyzing the signal at the source space, it is possible to overcome the field spread or volume conduction problem that affects many connectivity measurements [24]. Nevertheless, such analysis would require very high computational burden to perform the source localization step from EEG as this is an inverse problem. We are currently at a stage of exploring the possibilities of developing a low-computational method for implementing this stage which will be presented in our future work.

Having said that, in this particular work we used PLI as the main method for the connectivity analysis since it is a measurement that was created to overcome the confounding problem of volume conduction found in other connectivity measurements such as Phase Locking Value (PLV). Therefore, the architecture presented here is expected to be less affected by this volume conduction problem and should represent true interactions between the different regions of the brain.

Moreover, as it was previously mentioned, this process cannot be started before the necessary preprocessing of the signal. The connectivity analysis can only be applied after the EEG is clean of artifacts and separated into different frequency bands (e.g. delta, theta, alpha, beta, gamma) – as we are interested in band-specific functional connectivity characterisation. While the signal splitting into different bands can be done with standard filtering approach, an appropriate way to separate the artifacts needs to be investigated from the hardware implementation point of view, under the constraints of real-time computation and low energy consumption requirements, as we did in this work.

7. Conclusions

In this work, a new architecture was presented that is capable to extract the PLI and the graph connectivity measurements from an EEG signal. For validation, a 19-channel version of the architecture was synthesized. The synthesized design requires a total of 71% of the total resources of the FPGA and can operate at a maximum frequency of 22.16 MHz. The unused resources could be used then to extend the number of channels
Hardware architecture for real-time EEG-based FC parameter extraction

or include further processing of the graph connectivity measurements, according to the
application needs. The power consumption of the system was equal to 51.84mW. The
validation results show that the relative error percentage is low for all the measurements,
with the greatest error being the degree within the range of +/−7.9%. Additionally,
the total time required for the calculation of all the graph connectivity measurements
was equal to 131us in our design, accelerating the calculation by at least one order
of magnitude compared with the time required to perform the same calculation on
MATLAB (3.74ms).

The major application envisioned for this design is in neurofeedback systems. These
systems require continuous monitoring of the brain and fast processing of the EEG signal
to provide the correct stimulus at the appropriate time, and therefore a system like the
one proposed in this works suits it perfectly. Additionally, since the whole system
can be implemented on an FPGA it is not necessary to have an external processing
unit, which will remove the need to have complicated setups. This could be beneficial
for neurofeedback systems used in rehabilitation, allowing the patient to perform the
rehabilitation sessions at home, saving time in transportation to the rehabilitation center
and increasing the number of sessions that the patient can have, reducing the time
required for rehabilitation. Moreover, this system can be combined with portable EEG
acquisition systems and allow continuous monitoring of the brain activity on the go,
bringing the possibility for new applications.

Future work for this design will be its implementation on an ASIC. This will reduce
the total size of the final system and will improve the operation frequency and power
consumption. This translates into a more efficient and smaller system that can be easily
set up with longer battery life.

Acknowledgments

This work was partly funded by the scholarship program of the Mexican National
Council for Science and Technology (CONACYT)

References

2010 PLoS One 5

and medicine 56 158–166

90–96

2016 Neurobiology of aging 42 150–162

212–222

Hardware architecture for real-time EEG-based FC parameter extraction

[18] Dijkstra E W et al. 1959 Numerische mathematik 1 269–271