A Compact Chopper Stabilized Δ-ΔΣ Neural Readout IC with Input Impedance Boosting

Shiwei Wang, Senior Member, IEEE, Marco Ballini, Member, IEEE, Xiaolin Yang, Member, IEEE, Chutham Sawigun, Member, IEEE, Jan-Willem Weijers, Member, IEEE, Dwaipayan Biswas, Nick Van Helleputte, Member, IEEE, Carolina Mora Lopez, Senior Member, IEEE

Abstract This paper presents a scalable neural recording analog front-end architecture enabling simultaneous acquisition of action potentials, local field potentials, electrode DC offsets and stimulation artifacts without saturation. By combining a DC-coupled Δ-ΔΣ architecture with new bootstrapping and chopping schemes, the proposed readout IC achieves an area of 0.0077 mm² per channel, an input-referred noise of 5.53 ± 0.36 µVrms in the action potential band and 2.88 ± 0.18 µVrms in the local field potential band, a dynamic range of 77 dB, an electrode-DC-offset tolerance of ±70 mV and an input impedance of 663 MΩ. To validate this neural readout architecture, we fabricated a 16-channel proof-of-concept IC and validated it in an in vitro setting, demonstrating the capability to record extracellular signals even when using small, high-impedance electrodes. Because of the small area achieved, this architecture can be used to implement ultra-high-density neural probes for large-scale electrophysiology.

Index Terms—Neural recording, neural amplifiers, electrophysiology, DC-coupled readout, Δ-ΔΣ modulator, chopping, bootstrapping.

I. INTRODUCTION

One of the major challenges of neuroscience research is stable monitoring of neural activity at large scale and over long periods of time [1]–[3]. In the last years, CMOS high-density neural probes [4], [5] are becoming the new golden standard in electrophysiology since they allow unprecedented recordings of large numbers of neurons at single-cell resolution and across different brain regions [6]–[8]. These tools are now used not only in small rodents, but also in non-human primates [9] and humans [10].

The implementation and further scaling of these CMOS probes require readout circuits that are area- and power-efficient, achieve sufficiently low noise performance to detect action potentials (APs) as small as few tens of µV, and can reject or tolerate electrode DC offsets (EDOs) as large as tens of mV [11]–[13]. One of the most common readout architectures employed to accomplish these requirements uses AC-coupled amplification followed by an analog-to-digital converter (ADC). Such architecture has resulted in areas of 0.12 mm² [4] and 0.035 mm² per channel [5] in our previous works, but it has been scaled to <0.007 mm²/channel [14], [15] very recently. This area is typically dominated by the input transistors of the neural amplifier, which need to be sufficiently large to achieve low flicker noise in both the local field potential (LFP, 0.5 Hz – 1 kHz) and AP (300 Hz – 10 kHz) bands. Effective circuit techniques to mitigate flicker noise, such as chopping and autozeroing, cannot be easily combined with AC coupling due to the ultra-high impedance at the gate of the input transistors. When applied to capacitive-feedback amplifiers, choppers can introduce noise or reduce the input impedance depending on their location [16], [17]. Thus, to avoid the area overhead required to mitigate these issues, chopping has been often applied to other devices such as the active load in [5] or the current-controlled oscillator in [18]. Another limitation of AC-coupled neural amplifiers lies in the limited

Manuscript received on xx 2021.
S. Wang was with imec, Leuven, Belgium. He is now with the University of Southampton, Southampton, United Kingdom.

Fig. 1. The objective of this work is to meet the demand for increasing on-chip channel density in in vivo neural probes.

M. Ballini was with imec, Leuven, Belgium. He is now with TDK InvenSense, Milan, Italy.
X. Yang, C. Sawigun, J-W. Weijers, D. Biswas, N. Van Helleputte and C. M. Lopez are with imec, Leuven, Belgium (e-mail: moralope@imec.be).
dynamic range (typically <20 mV pp), which prevents recording neural signals in the presence of large stimulation artifacts, as it is required in closed-loop neuromodulation applications [19]–[22].

To address the limitations related to AC coupling, DC-coupled analog front-ends have been explored. However, this approach requires extending the input range significantly in order to deal with the large EDOs and stimulation artifacts [23]. Several mixed-signal techniques have been proposed to address these challenges, and the field has recently seen significant improvements in channel input range [23]–[26] and power consumption [27], however, usually at the expense of area. In contrast, impressive area reductions have been achieved by applying direct ΔΣ conversion to the electrode interface [12], [28], but at the expense of either increased noise (10.46/20.19 µVrms) or reduced input range (14 mVpp). Although small area has also been achieved in several low-frequency readouts [21], [22], [29]–[31], those architectures cannot be easily extrapolated to the larger bandwidth and higher electrode impedance required for AP recording.

In this paper we present a DC-coupled Δ-ΔΣ neural readout architecture with new bootstrapping and chopping schemes, which provide large dynamic range while maintaining a high input impedance. In this way, we achieve a good compromise between area, noise, bandwidth, EDO tolerance, input impedance and input range. As shown in Fig. 1, the main goal of our channel architecture is to enable further area and density scaling in future implantable CMOS neural probes as the ones reported in [4], [5]. Therefore, a multi-channel chip prototype has been fabricated to demonstrate the performance and applicability to this application. This paper is an extension of our previous conference paper [32] and it is organized as follows. Section II describes the system architecture and the working principle of the proposed Δ-ΔΣ modulator. Section III gives details of the different circuit techniques used in each building block. The measurement results, including an in vitro validation, are described in Section IV, while the conclusions are drawn in Section V.

II. CHANNEL ARCHITECTURE

The recording channel is based on a Δ-ΔΣ modulator [30], [31] that uses a hybrid discrete-time (DT) and continuous-time (CT) cascade of integrators with feedback (CIFB) topology (see Fig. 2). The ΔΣ core of the modulator is implemented with a 2nd order CT loop-filter employing \( G_m \) C integrators \( (G_{n1}, C_1, G_{n2}, C_2) \), non-return-to-zero (NRZ) current digital-to-analog converters (DACs, \( IDAC_2 \) and \( IDAC_3 \)) and a single-bit quantizer. The Δ-modulation, implemented using a feedback 5-bit current DAC (\( IDAC_1 \)) and an accumulator (\( FB-ACC \)), is used to further extend the dynamic range of the single-bit ΔΣ modulator core as illustrated in the following derivation. The signal transfer function of the DT equivalent model of the Δ-ΔΣ modulator (see Fig. 3), is given by:

\[
STF_\Delta(z) = \frac{V_\Delta}{U} = \frac{2 k_p (2-1)^2 + k_p (2-1) + k_p (2-1) + k_p + 1}{(2-1)^2 + k_p (2-1) + k_p (2-1) + k_p + 1},
\]  

where \( f_s \) is the sampling rate and \( \Delta = 2 \) is the quantizer’s output step. The maximum signal power, \( P_{S,MAX} \), and the input-referred quantization error, \( P_{nLQ} \), are respectively given by:

\[
P_{S,MAX} = \frac{\alpha^2}{8} V_{FS}^2 = \Delta^2 \frac{\alpha^2}{8} \frac{a_1}{b_2} \left( \frac{f_s}{2\pi f} \right)^2,
\]

\[
P_{nLQ} = \frac{1}{k_d b_2 c_2} \Delta^2 \frac{\pi^{2L}}{12 (2L + 1) OSR^{2L+1}},
\]
where \( \alpha < 1 \) is the ratio of the maximum stable amplitude to the full-scale, \( L = 2 \) is the order of the noise shaping, and OSR is the oversampling ratio. Therefore, the signal-to-quantization-noise ratio (SQNR) is:

\[
SQNR_{\Delta\Sigma} = \frac{3\alpha^2 a_1^2 c_2 k_0^2 (2L + 1) \text{OSR}^{2L+1}}{2\pi^2 L} \left( \frac{f_S}{2\pi f} \right)^2.
\]

Equation (5) shows that the SQNR is inversely proportional to the frequency, as also determined in [27] through numerical simulations. Compared to a \( \Delta \Sigma \) modulator of the same noise-shaping order, the SQNR is increased by

\[
SQNR_{\Delta\Sigma} = \left( \frac{f_S}{2\pi f} \right)^2 SQNR_{\Delta\Sigma}.
\]

In practice, the input range is limited by the full-scale of the feedback DAC:

\[
V_{FS,\text{DAC}} = 2^{N_{\text{DAC}}} \text{LSB}_{\text{in}},
\]

where \( N_{\text{DAC}} \) is the number of bits of the feedback DAC of the outer loop (IDAC1) and \( \text{LSB}_{\text{in}} = \frac{a_2}{b_2} \) is the input-referred least significant bit (LSB). In [31], the recording channel is also based on a \( \Delta-\Delta \Sigma \) modulator with digital integrators for the \( \Delta \)-modulation path. In that design, to achieve low input-referred quantization error with 1\(^{st}\)-order noise shaping and low OSR, a large gain is adopted for the forward path, corresponding to a large \( b_2 \) coefficient and resulting in an input-referred LSB <100 \( \mu \)V. That choice enables low power consumption but requires a 12-bit DAC in order to digitize an input range of 260 mV\(_{pp}\), resulting in significant area overhead. In our case, to reduce the number of bits and area of the feedback DAC, a relatively large input-referred LSB of ~6 mV was chosen, requiring only 5 bits for a target input range sufficient to allow the concurrent acquisition of LFPs (<10 mV\(_{pp}\)), EDOs and stimulation artifacts without saturation [23]. A 2\(^{nd}\)-order noise shaping and an OSR of 512 were used in our design to achieve low quantization error while also extending the signal bandwidth to 10 kHz, i.e. 20 times larger than that in [30], [31], for the acquisition of APs. Increasing both the LSB and the sampling-rate also allows to track artifacts with faster dynamics. In fact, the full-scale of the \( \Delta-\Delta \Sigma \) modulator can also be determined in terms of the slope of the input signal:

\[
\max \left( \frac{dV_{IN}}{dt} \right) = \text{LSB}_{\text{in}} \cdot f_S.
\]

Obviously, condition (8) reduces to (2) for a sinusoidal input signal. In our case, the maximum input slope that can be tolerated without saturating the modulator is ~60 mV/\( \mu \)s.

Dynamic Weighted Averaging (DWA) was chosen to mitigate the effects of the mismatch of the elements in IDAC1, resulting in 1\(^{st}\)-order mismatch shaping. The critical path for the excessive loop delay (ELD) is represented by the outer feedback loop, comprising the feedback accumulator FB-ACC, the binary to thermal converter, the DWA logic and IDAC1. To relax its timing requirements, a CIFB topology was chosen for the modulator, since it uses a delaying integrator in the outer loop. This allows a full-clock cycle for the digital part of the critical path. A separate accumulator (OUT-ACC) is used to integrate the comparator’s output before decimation. OUT-ACC can be reset to mid-range independently from FB-ACC, thus enabling offset removal without requiring any additional power- or area-hungry digital subtractor. A 3-stage cascaded-integrator-comb (CIC) filter follows OUT-ACC to filter and decimate the bitstream, producing a 14-bit output at 20 kS/s.

The DT equivalent model was mapped to the DT-CT implementation parameters using the impulse invariant transformation, according to the relations in Table I. The DT coefficient, as well as the dependency of \( a_2 \) and \( a_3 \) on \( \text{LSB}_{\text{in}} \),
and $\text{LSB}_2$, respectively, arise from the double continuous-time integration in the cascade of $G_{m1}-C_1$ and $G_{m2}-C_2$, as described for example in [33]. The choice of the design parameters results in small integrating capacitors $C_1$ and $C_2$ of only 230 fF and 100 fF, respectively.

### III. Block Level Design

#### A. Input Transconductor ($G_{m1}$)

The first stage transconductance amplifier ($G_{m1}$) serves as the input stage of the entire channel, and therefore it is critical for the noise performance and input impedance. It is also through $G_{m1}$ that the input neural potentials are converted into current signals, which get integrated on $C_1$ after subtraction of the IDAC$_1$ feedback current, forming the first CT loop filter.

As shown in Fig. 4(a), $G_{m1}$ is implemented using a current balancing structure [34]–[36]. This topology offers good input linear range because the transconductance is determined by the resistor $R_{G_{m1}}$ instead of by the input differential pair. As illustrated in the half-circuit equivalent in Fig. 4(b), the input pair ($MP_{1,2}$) together with $MN_{1,4}$ and $MP_{3,6}$ forms a flipped voltage follower (FVF) structure. $MN_{1,4}$ contribute to an additional loop gain given by:

$$A_v = g_{m,MP_{1,2}}g_{m,MN_{1,4}}$$

(9)

where $g_{m,*}$ is the transconductance and $r_{ds,*}$ the on-resistance of the transistors. Thus, the equivalent impedance ($Z_{eq}$) at nodes $FB_P$ and $FB_N$ gets further attenuated by this gain, and is given by:

$$Z_{eq} = \frac{1}{A_v g_{m,MP_{1,2}}g_{m,MN_{1,4}}}$$

(10)

This low impedance facilitates driving $R_{G_{m1}}$; therefore, the voltages at nodes $FB_P$ and $FB_N$ closely follow the input signal. The resulting current of $V_1/R_{G_{m1}} - I_{IDAC_1}$ is coupled to the output through the 1:1 current mirror comprising $MP_{3,6}$. The equivalent transconductance of $G_{m1}$ is 29 µS, which is the inverse of the resistance of $R_{G_{m1}}$. This resistance is implemented with a polysilicon resistor for good area efficiency, and a 2-bit resistance trimming is used to achieve good accuracy over power, voltage and temperature variations. The resistance value is chosen considering the trade-off between power consumption, thermal noise and the desired input range. Note that the bandwidth of the signal path from nodes $FB_P$ and $FB_N$ to the outputs needs to be sufficiently wide [37] to accommodate the feedback signals from IDAC$_1$, which is clocked at 10.24 MHz.

Since the DC-coupled structure allows chopping at the input of $G_{m1}$ to remove the flicker noise, the area of $G_{m1}$ can be significantly reduced. As shown in Fig. 4, the choppers are deployed such that the current mirrors $MP_{3,6}$, where the feedback current of IDAC$_1$ flows, remain at baseband. This consequently avoids any aliasing of high-frequency-shaped quantization noise in the IDAC$_1$ feedback. There are several alternative methods to mitigate quantization-noise aliasing issues in $\Sigma\Delta$ modulators such as chopping at the modulator sampling frequency, using a finite-impulse-response (FIR) DAC or using a return-to-zero DAC, but these are subject to high power consumption [38], increased area occupation [39] or high-precision clocks requirement [40].

Another challenge of chopping directly at the input of $G_{m1}$ is the input impedance reduction. The parasitic capacitances at the input transistors $MP_{1,2}$, which are $C_{gs}$, $C_{gb}$, and $C_{gd}$, form a switched-cap resistor when chopping is applied, which effectively reduces the input impedance. These capacitances are simulated as 8.4 fF, 2.6 fF and 6.4 fF, respectively. To mitigate this, several measures are taken in our design. Firstly, in the current balance and the FVF structures, $MP_{1,2}$ have a fixed current flowing through them and hence act as source followers. This means that the gate and source have the same AC voltage, effectively bootstrapping out $C_{gs}$. Secondly, $MP_{1,2}$ have their bulks connected to the sources, similarly mitigating the effects of...
Finally, the transistors $MN_{1,2}$ force the drains of $MP_{1,2}$ to follow their sources. Thus, their gates, and consequently $C_{gs}$, are bootstrapped as well. Quantitatively, the relationship between the terminal voltages of $MP_{1,2}$ is governed by the following equations:

$$
\begin{align*}
(V_S - V_D)g_{m, MN1} & \approx V_D/r_{ds, MN1} \\
(V_G - V_S)g_{m, MP1} & \approx (V_S - V_D)/r_{ds, MP1} \\
V_S & = V_B
\end{align*}
$$

where $V_S$, $V_D$ and $V_B$ are the source, drain and bulk voltages of transistors $MP_{1,2}$. It can thus be derived that:

$$
\begin{align*}
V_S & \approx \frac{(1 + A_{v, MN1})A_{v, MP1}}{1 + (1 + A_{v, MN1})A_{v, MP1}} \cdot V_G \\
V_D & \approx \frac{(1 + A_{v, MP1})A_{v, MN1}}{1 + (1 + A_{v, MP1})A_{v, MN1}} \cdot V_G
\end{align*}
$$

where $A_{v, MN1} = g_{m, MN1}r_{ds, MN1}$, $A_{v, MP1} = g_{m, MP1}r_{ds, MP1}$. Therefore, the effects of all the parasitic capacitances of $MP_{1,2}$ are mitigated. The remaining parasitic capacitance that determines the input impedance after chopping is the one caused by metal routing between the first chopper (Chop. 1) and the input transistors. This has been minimized in the layout by keeping the routing distance short. Additionally, $MP_{1,2}$ are thick-oxide transistors, which further avoids input impedance degradation due to potential gate leakages. Based on our pre-layout simulations, the proposed bootstrapping technique can increase the input impedance by a factor 3x.

The input-referred offsets caused by device mismatches will be upmodulated by the changers, resulting in chopping ripple. This ultimately limits how small the devices can be, and trade-offs were made in the design to ensure that the induced chopping ripples do not exceed the LSB range of $IDAC_1$ nor the dynamic range of the current mirrors $MP_{3,10}$. In this way, the chopping ripples will not interrupt the modulator operation or saturate $G_{m1}$ thus they can be effectively removed by the digital decimation filter.

Switched-capacitor-based common-mode feedback (SC-CMFB) is used to stabilize the output common-mode voltage to $V_{CM}$, which is half the supply voltage. SC-CMFB is used for good power-efficiency and stability. As shown in Fig. 4(a), complementary capacitor banks are used, which operate with opposite clock phases ($\Phi_1$ and $\Phi_2$) to ensure that the output nodes have the same loading from the SC-CMFB in each phase [41]. The inputs to the SC-CMFB are nodes $I_{OP}$ and $I_{ON}$ where the signals are already at baseband. Chop. 4 only chops the mismatch and flicker noise of $MN_{7,8}$. Therefore, no additional chopper is needed for the SC-CMFB. The reference $V_{CM}$ is generated from replica biasing based on the dimension and drain current of $MN_{7,8}$. Minimum-size metal-oxide-metal (MOM) capacitors are used to reduce area occupation, and the switching frequency is a compromise between the $G_{m1}$ output impedance and the CMFB bandwidth.

Finally, the input stage of $G_{m1}$ can tolerate common-mode input voltages between -100 mV and 500 mV. This is sufficient to accommodate common-mode EDO’s or artifacts.

### B. Second Transconductor ($G_{m2}$)

The transconductor amplifier for the second integrator ($G_{m2}$) interfaces with the output of the 1st integrator. Its output is connected to $C_2$, $IDAC_3$ and the comparator. Thus, $G_{m2}$ needs to accommodate large voltage swing (600 mV$_{pp}$) at both input and output. A high output impedance is also required to maintain the modulator noise transfer function. Similar to $G_{m1}$, a current-balanced structure with FVFs is used to obtain sufficiently high linearity for the required input range. As shown in Fig. 5, the required equivalent transconductance of 1 $\mu$S is obtained by using an $RG_{m2}$ with 500-k$\Omega$ resistance and current mirrors $MP_{3,6}$ with 2:1 ratio to the output branch. Reversed nested miller compensation comprising $R_{a-b}$, $C_{a-b}$ and $C_{a,a-b}$ is used to stabilize the FVF loop [42]. To boost the output impedance, regulated cascades are applied to all the output branches. A SC-CMFB is also used here for the same reasons as in $G_{m1}$. The switching clock edges are set far away from the rising edge of the sampling clock of the comparator at which the quantization is done, and thus the impact of switching transitions on the quantization accuracy is mitigated.

### C. Current DACs

$IDAC_1$ implements the first feedback current steering DAC of the readout channel. As seen in Fig. 6(a), it is a 2-level, 5-bit thermometer-coded DAC consisting of 32 unit elements. It receives the thermometer codes generated by the DWA logic inside the digital block and sends its outputs to the feedback nodes of $G_{m1}$. The DWA logic [43] includes a barrel shifter controlled by a 5-bit pointer register $P[4:0]$. Each of the $IDAC_1$ unit elements is a current steering structure, where the unit current is set by the PMOS current source and a pair of complementary switches. Cascade transistors are used to increase the output impedance, and the switches are inserted in between the tail current source and the cascade to mitigate the impact of the switching glitches on the output. The flicker noise of $IDAC_1$ is not mitigated by the chopping used in $G_{m1}$ and thus not negligible. Based on our simulations, it contributes to ~38% of the total noise at low frequency (0.5Hz-1kHz).

The remaining two DACs, $IDAC_2$ and $IDAC_3$, are respectively the 2$^{nd}$- and the 3$^{rd}$-stage feedback DACs in the
modulator (Fig. 6(b)). The designs of the two blocks are highly correlated as they use the same unit elements, and they share the same biasing. IDAC2 scales the unit element by 4, whereas IDAC3 scales them by 3. The input of the two blocks is from the quantization (comparator) output bitstream. Control signals for these two blocks are generated from the quantization bitstream with a shared logic block. The outputs of the two blocks interface respectively with the outputs of \(Gm_1\) and \(Gm_2\) where large voltage swings are present.

D. Comparator

As shown in Fig. 6(c), the comparator, based on the topology of [44], performs single-bit quantization. Its offset and noise requirements are significantly relaxed thanks to the noise shaping nature of delta sigma modulator. The remaining critical design target is to achieve minimum kickback; therefore, the ‘double tail’ topology is used here.

IV. EXPERIMENTAL RESULTS

A 16-channel proof-of-concept IC was fabricated in 55-nm CMOS technology. The chip micrographs and the area breakdown for the individual blocks in each channel are shown in Fig. 7. The achieved channel area is only 90 µm × 85.5 µm, which includes all the analog and digital circuit blocks of the proposed \(\Delta-\Delta\Sigma\) mixed-signal architecture. A deep-Nwell isolation was included in each channel to shield the sensitive analog blocks from the digital switching noise. The total power consumption in each channel is 61.2 µW, of which 17 µW (28%) are consumed by the analog circuits and 44.2 µW (72%) by the digital portion of the channel. Over 80% of the digital power consumption is due to the decimation filter, which was not optimized in this prototype. Additionally, the digital circuits were synthesized using regular-Vt standard-cells libraries working at a nominal voltage of 1.2 V, and followed a standard place-and-route methodology. By optimizing the decimation filter architecture and the register-transfer-level (RTL) design, the power of the decimation filter could be potentially significantly reduced.

To demonstrate the effectiveness of the \(\Delta-\Delta\Sigma\) modulator, we measured the noise spectra before the decimation filter with grounded inputs. As shown in Fig. 8, the 2nd order noise shaping, equivalent to 40 dB/decade, is clearly visible in the output spectrum. The 40-kHz CMFB clock and 80-kHz chopping clock and their harmonics all fall outside the signal band and will be filtered out by the decimation filter. This was confirmed by measuring the noise after the decimation filter (see Fig. 9(a)). The achieved full-channel input-referred noise in the AP (300 Hz – 10 kHz) and LFP (0.5 Hz – 1 kHz) bands are \(5.53 \pm 0.36 \mu V_{\text{rms}}\) and \(2.88 \pm 0.18 \mu V_{\text{rms}}\), respectively, with excellent uniformity across the 16
channels (see Fig. 9(b)). These measurements also confirm the effectiveness of the chopping technique implemented in $G_{m1}$. The measured noise for different chopping frequencies in one channel is shown in Fig. 9(c). The LFP noise gets slightly improved at higher frequencies as expected. As explained in Section III-A, the remaining flicker noise in these measurements is caused by the PMOS current mirrors $MP_{5,6}$ and $MP_{9,10}$ in Fig. 4, which were not chopped intentionally. Fig. 10 shows the measured output transient waveforms of all the 16 channels when a 10-mVpp, 1-kHz sinusoidal input signal was applied. The gain across channels is also very uniform, with a standard deviation of only 0.73%.

Fig. 11(a) shows the measured signal-to-noise ratio (SNR), signal-to-noise-and-distortion ratio (SNDR) and total harmonic distortion (THD) versus the input amplitude for a 1-kHz input signal with no input DC offset. The THD remains below -50 dB (0.3%) for AC input amplitudes of up to 10 mVpp, which is considered the maximum amplitude of extracellular neural signals. While distortion starts to appear Fig. 12. Output spectrum with peak SNDR for a 20-mVpp input sine wave with 40 mV DC offset.
for larger signals, primarily due to the non-linearity of IDAC1, the THD remains below 1% for AC input amplitudes up to ~80 mVpp, which is generally considered acceptable in a neural recording application. Furthermore, our readout architecture achieves a maximum SNR of 77 dB for an input amplitude of 148 mV pp, at only slightly reduced THD (~1.5%) performance.

To validate the performance in the presence of EDOs, we applied a sinusoidal signal with a worst-case amplitude of 20 mVpp and swept the DC offset. The results shown in Fig. 11(b) indicate that the chip can tolerate up to ±70 mV input DC offsets with minimal performance degradation, which is in line with our design targets. The output spectrum for a 20-mVpp input sine wave with 40 mV DC offset is shown in Fig. 12. In this specific case, the peak SNDR was measured as 59.5 dB.

To characterize the input tracking capability, we measured the response of the readout channel to a synthesized waveform that combines a sinusoidal signal (10 mV pp @ 1 kHz) with large transient pulses (110 mV pp) mimicking stimulation artifacts. Fig. 13 shows the measured output signal for the 16 channels, demonstrating that fast tracking was observed at every transient event without saturation.

The input impedance of the readout channel (see Fig. 14) was measured for different chopping frequencies over a low-frequency range from 10 Hz to 100 Hz. As expected, the input impedance gets degraded for higher chopping frequencies. As shown in the figure, the measured input impedance includes the leakage currents of the IO pads ($R_{ESD}$), and the parasitic capacitances of the IO ($C_{par}$) and PCB ($C_{PCB}$). Since the input impedance is not constant over this low-frequency range as expected in a chopper-stabilized amplifier, we deduced that this input impedance is dominantly degraded by the parasitic capacitance at the channel input ($C_{par}+C_{PCB}$). The input impedance at 10 Hz for an 80-kHz chopping frequency is 663 MΩ. This is sufficiently high to enable the recording of neural signals without degradation from the small (144 µm²) TiN electrodes used in our neural probes [4].

Finally, to demonstrate the functionality of the proposed readout architecture in a real biological application, we have performed in vitro experiments. For this, the proof-of-concept IC was connected to a passive microelectrode array (MEA), which consists of an array of TiN electrodes of various sizes (20-121 µm²) and was packaged on a custom PCB (see Fig. 15(a)). A glass ring was glued on top of the PCB to contain the cells and the cell medium, and an external Ag-AgCl wire was used to ground the cell medium. We cultured iCell Cardiomyocytes² cells on the MEA. Extracellular action potentials from cardiac cells have the same frequency distribution as neural signals with slightly higher amplitudes, and they were used in our experiments
because of the ease of the cell culturing, the spontaneous beating, and the straightforward interpretation of the data. The TiN electrodes on this MEA were fabricated using the same process as those in [4], but are smaller and thus have higher impedance (see Fig. 15(b) left) and noise. Despite this, our chip was able to record extracellular signals from all electrode sizes and tolerate EDOs without saturation as shown in Fig. 15(c). Note that the noise levels in this experiment are dominated by the electrode impedance. We have extracted the input-reflected offset from this in vitro measurement and the values are shown in Fig. 15(b) right. Please notice that this offset is not the open-circuit potential (OCP) of the electrode, but the total offset that appears at the input of our readout circuit. This offset has contributions from the OCP, the voltage divider formed by the electrode impedance and the readout input impedance at DC, the input-reflected offset of our readout and any leakage flowing through the electrode.

The chip performance is compared with the state of the art in Table II. Please notice that only neural recording chips for penetrating-electrode applications were considered. The best compromise among area, noise, bandwidth, EDO tolerance, input range and input impedance has been achieved in this design. Compared to our previous neural probe design which is now widely used in neuroscience community [5], this design reduces the area per channel by roughly a factor 5, while achieving even better noise performance and the capability to tolerate large artifacts.

V. CONCLUSION

In this paper we proposed a DC-coupled 2nd-order Δ-ΔΣ readout architecture for scalable neural recording. This architecture uses new bootstrapping and chopping schemes, which provide large dynamic range while maintaining a high input impedance. A 16-channel proof-of-concept IC was fabricated and fully characterized. Our results confirm that we achieved a good compromise among area, noise, bandwidth, EDO tolerance, input impedance and input range. Although the power consumption in this prototype is high, the digital power can be significantly reduced by optimizing the decimation filter design and lowering the supply voltage. The analog power consumption is mainly needed in our architecture to achieve high input impedance and low input-referred quantization noise. Thus, a different trade-off could be made to reduce this power. Finally, our chip was verified in an in vitro experiment, demonstrating the functionality of our architecture in a cell-interfacing application. With the validated architecture and circuit techniques, this work opens new opportunities for the development of future neural probes to achieve ultra-high-density electrophysiology.

ACKNOWLEDGMENT

The authors would like to thank J. Craninckx and E. Martens for the valuable technical discussion, O. Krylychkina for the preparation of cardiac-cell cultures, and A. Carton and A. Lodi for their support on PCB design.

REFERENCES

A. Bagheri, M. T. Salam, J. L. Perez Velazquez, and R. Genov, “Low-
J. Xu, Q. Fan, J. H. Huijsing, C. Van Hoof, R. F. Yazicioglu, and K. A.
D. S. Do-Yeon Yoon, Sonal Pinto, SungWon Chung, Paul Merolla,
H. Kassiri
A. Uran, Y. Leblebici, A. Emami, and V. Cevher, “An ac-coupled
R. Muller
M. R. Pazhouhandeh, H. Kassiri, A. Shoukry, I. Weisspapir, P. L.
C. Lee
H. Chandrakumar and D. Markovic, “A 15.2-ENOB 5-kHz BW 4.5-
S. Park, J. Cho, K. Na, and E. Yoon, “Modular 128-Channel ΔΣ
D. Wendler, D. De Dorigo, M. Amayreh, A. Bleitner, M. Marx, and Y.
S. Wang et al., “A 77-DB DR 16-Ch 2nd-Order ΔΣ Neural Recording
S. Pavan, R. Schreier, and G. C. Temes, Understanding Delta-Sigma
30. H. Kassiri et al., “Rail-to-Rail-Input Dual-Radio 64-Channel Closed-
33. S. Park, J. Cho, K. Na, and E. Yoon, “Modular 128-Channel ΔΣ
31. C. Kim, S. Joshi, H. Courcellis, J. Wang, C. Miller, and G.
implantable/wearable electronics, brain machine interface, and sensor instrumentation, etc.

Marco Ballini (S’12–M’14) received his Ph.D. degree in electrical engineering from ETH Zurich, Switzerland, in 2013. The focus of his Ph.D. work was on the design of CMOS-based microelectrode arrays. Following his PhD he was with imec, Leuven, Belgium, working as Analog IC Designer and Senior Researcher. He has recently joined TDK Invisense, Milan, Italy. His research interests include low-power analog and mixed-signal circuits for sensors, bioelectronics and neural interfaces. He is an IEEE, SSCS and CAS member and serves as associated editor for the IEEE Open Journal of Circuits and Systems.

Xiaolin Yang (M’19) was born in Hangzhou, China. He received the B.Sc degree in electronics and information engineering from Zhejiang University, China, in 2013 and the Ph.D degree in circuits and systems from Zhejiang University, China, in 2019. From September 2017 to September 2018, he was an international scholar at Connected Health Solution team at imec, Leuven, Belgium, where he worked on the high precision, high dynamic range front-end for bio-signal recording. He joined imec, Leuven, Belgium as an Analog Design Engineer in May 2019. His research at imec focuses on low power analog and mixed-signal circuits for neural recording ICs.

Chutham Sawigun (M’12) received the Ph.D. degree in Electrical Engineering from the Delft University of Technology, Delft, The Netherlands, in 2014. He was an Assistant Professor of analog electronics with the Mahanakorn University of Technology, Bangkok, Thailand since 2014. In 2019, he joined imec, Leuven, Belgium, where he is currently a Senior Researcher with Circuits for Neural Interfaces Group. He has served as the Technical Program Co-Chair for the 2019 IEEE Asia-Pacific Conference on Circuits and Systems.

Jan-Willem Weijers was born in 1965 in the Netherlands. He received the degree of civil engineer microelectronics at KU/Leuven, Belgium in 1989. From 2000 on he joined imec as a digital design and verification engineer.

Nick Van Helleputte (M’07) received the MS degree in electrical engineering in 2004 from the Katholieke Universiteit Leuven, Belgium. He received his Ph.D. degree from the same institute in 2009 (MICAS research group). His PhD research focused on low-power ultra-wide-band analog front-end receivers for ranging applications. He joined imec in 2009 as an Analog R&D Design Engineer. He is currently R&D Manager of the biomedical circuits and systems team. His research focus is on ultra-low-power circuits for biomedical applications. He has been involved in analog and mixed-signal ASIC design for wearable and implantable healthcare applications. Nick is an IEEE and SSCS member and served on the technical program committee of VLSI circuits symposium and ISSCC. He also served as an associated editor for JSSC.

Carolina Mora Lopez received her Ph.D. degree in Electrical Engineering in 2012 from the KU Leuven, Belgium, in collaboration with imec, Belgium. From 2012 to 2018, she worked at imec as a researcher and analog designer focused on interfaces for neural-sensing applications. She is currently the principal scientist and team leader of the circuits for neural interfaces team in imec. Her research interests include analog and mixed-signal circuit design for sensor, bioelectronics and neural interfaces. Carolina is a senior IEEE member and serves on the technical program committee of the VLSI circuits symposium, ISSCC SRP and ESSCIRC conference.

Dwaipayan Biswas received his MSc in System on Chip, 2011 and his Ph.D in Electrical Engineering, 2015, from University of Southampton (UoS), UK. He went on to work as a post-doctoral research fellow at UoS, 2015 – 2016. His area of research includes low-power VLSI design, biomedical signal processing, machine learning, brain computer interface and computer architecture. On November 2016, he joined imec, Belgium, as a researcher on digital IC design for biomedical applications. He is currently a Team Lead of the system emulation and prototyping unit in the Compute System Architecture (CSA) division at imec. He has authored multiple journals, conference publications and edited a book.