ORIGINAL PAPER



WILEY

Analysing and measuring the performance of memristive integrating amplifiers

Jiaqi Wang¹ | Alexantrou Serb¹ | Christos Papavassiliou² | Sachin Maheshwari¹ | Themis Prodromakis¹

¹Centre for Electronics Frontiers, Zepler Institute for Photonics and Nanoelectronics, University of Southampton, Southampton, UK

²Department of Electrical and Electronic Engineering, Imperial College London, London, UK

Correspondence

Jiaqi Wang, Building 53 (Mountbatten), Highfield Campus, University of Southampton, Southampton SO17 1BJ, UK.

Email: jw9y17@soton.ac.uk

Funding information

Engineering and Physical Sciences Research Council, Grant/Award Number: EP/R024642/1; Royal Society Industry Fellow PhD Student Scholarship; Royal Society Industry Fellow PhD Student Scholarship and Engineering and Physical Sciences Research Council (EPSRC)

Abstract

Recording reliably extracellular neural activities is an essential prerequisite for the development of bioelectronics and neuroprosthetic applications. Recently, a fully differential, two-stage, integrating pre-amplifier was proposed for amplifying and then digitising neural signals. The amplifier featured a finely tuneable offset that was used as a variable threshold detector. Given that the amplifier is integrating, the DC operating point keeps changing during integration, rendering traditional analysis (AC/DC) unsuitable. In this work, we analyse the operation of this circuit and propose alternative definitions for validating the necessary key performance metrics, including gain, bandwidth, offset tuning range and offset sensitivity with respect to the memory states of the employed memristors. The amplification process is analysed largely through investigating the transient behaviour during the integration phase. This benchmarking approach is finally leveraged for providing useful insights and design trade-offs of the memristor-based integrating amplifier.

KEYWORDS

hybrid CMOS/memristor circuit, high sensitivity, integrating amplifier, neural spike detection, threshold detection

1 | INTRODUCTION

Recoding neural signals using implantable microsystems is essential to the development of diagnostic and therapeutic solutions, Brain Machine Interfaces $(BMIs)^2$ and neuroscience research. The implantable device typically contains electrodes as well as front-end and back-end module, where raw neural signals collected from electrodes will be fed into the other two modules for further processing. After processing, analogue neuronal trains or digital format will be transmitted to external devices wirelessly. With digital output, a neural spike (Action Potential, AP) detection algorithm which comprises threshold detection and digitisation can be applied in back-end stage typically. For an implantable device, this is required to have low power/heat dissipation ($<80\,$ mW/cm²) in order to avoid damaging surrounding tissue. The low power dissipation contributes to high integration density. Furthermore, both dc offset and minute extracellular neural activity signals (in the order of tens to hundreds of μV) picked up by electrodes will be fed into front-end

This is an open access article under the terms of the Creative Commons Attribution License, which permits use, distribution and reproduction in any medium, provided the original work is properly cited.

© 2021 The Authors. International Journal of Circuit Theory and Applications published by John Wiley & Sons Ltd.

devices for amplification and filtering.¹⁰ In summary, the implantable front-end module needs to have low-power dissipation, low-noise and also to reject dc offset and other noise interference.

To achieve low power consumption, a number of multi-channel neural recording architectures has been proposed. It is clear that the energy consumed in the analogue multiplexer before ADC can be reduced to improve power efficiency. From the system level point of view, Serb et al propose to perform spike detection and digitisation directly on the neural signal from electrodes in order to save power from processing local field potentials (LFP) which will be discarded.

Preamplifiers are critical for boosting the extremely weak input signals to levels where they can be further processed and so they act as the first stage in any neural recording processing (a result of the Friis formula).¹⁵ Alternatively, the operational transconductance amplifier-capacitor (OTA-C) structure is suitable for bio-electronic devices as the low-pass filter for neural signals.¹⁶ The objective of combining an OTA with load capacitor is to integrate signals instead of simply amplifying them in continuous mode in order to boost effective gain. A different technique has been proposed to compensate the DC offset of the electrode-tissue interface.^{17–19} The Harrison topology is capable of rejecting large dc offset, operates in continuous mode and is the current standard in the field.²⁰ It is possible to conduct threshold detection directly on the signals in Harrison amplifier.¹⁴

With the characteristic of analogue modulation of their resistive state, memristive devices can be utilised in CMOS circuit as trimming component.²¹ It has been integrated into configurable amplifier for Miller compensation²² and variable gain.²³ Such an integrating pre-amplifier enhanced with offset tuning for ultra-fine threshold detection was proposed.¹⁴ In this work, memristive devices were utilised as non-volatile resistive loads²⁴ to trim the offset voltage with high precision.

The architecture and preliminary analysis 14 demonstrated the general operating principle of what we may describe as a 'memristive integrating amplifier'. In this work, we add detail on the operation of this type of amplifier as well as investigate how important parameters such as clocking and differential/common input voltage affect performance. One of the challenges identified in doing this is defining important performance (e.g., gain, bandwidth and CMRR) in a manner suitable to the operation of integrating amplifiers. We provide such metrics that suit the particular implementation of the memristive integrating pre-amplifier. The mathematical descriptions of the resulting metrics and insight obtained from examining the behaviour of transistors during the key integration phase of the amplifier illuminate various trade-offs that characterise the design. In this stage, we integrated the linear memristive device for the purpose of analysing the performance of the proposed amplifier and measuring the maximum offset compensation margin it can achieve. This work has been done using commercially available 0.18 μ m CMOS technology with 1.8 V supply voltage across all the experiments.

The paper is organised as follows: a brief overview of the pre-amplifier and its operation, followed by the redefinition of its key performance metrics, is presented in Section 2. Simulation set-up, analysis and results are shown in Section 3. A discussion of design trade-offs and other points of interest pertaining to the amplifier design is in Section 4. Finally, Section 5 summarises and concludes the paper.

2 | FUNDAMENTAL OPERATION AND ANALYSIS

2.1 | Amplifier design overview

The architecture studied is a modified/simplified version of the original design¹⁴; it is shown in Figure 1A. It consists of three main sections: (I) a fully differential core amplifier (effectively a single-stage analogue amplifier acting as the 1st stage of the design), (II) a dynamic latched comparator (DLC) amplifying and quantising the output state of the core amp and (III) a current bias unit powering the system's core. The overall system operates as a threshold detection circuit which compares 2 minute input signals and ultimately outputs a binary flag, as shown in Figure 1B. The main difference vs. the original design is that here, we adopted a fixed clocking scheme. The previous design featured an asynchronous clock generation circuit embedded in each channel. When it determined that the result became available on nodes *mida/midb*, it triggered the clocks (on demand) and completed the processing frame. However, it turned out that due to the very stable tail currents employed during canonical system operation, the integration results for the very small differential input signals of interest always become available at fixed intervals, therefore obviating the need for on-demand triggering. Table 1 presents the component parameters of the proposed architecture.




FIGURE 1 The architecture and functional testing of pre-amplifier. (A) The circuit can be divided into three parts: (I) core integrating amplifier, (II) dynamic latch comparator and (III) current bias control unit. In this paper, the clocking signals are all assumed to be generated by a shared source and be strictly periodic. (B) Pre-amplifier basic functionality test: input A (ina) is slowly swept between [1.1 V $-100 \,\mu\text{V}$, $1.1 \,\text{V} +100 \,\mu\text{V}$] over 2 ms while the pre-amplifier is carrying out a conversion every $10 \,\mu\text{s}$ to detect the relationship between inputs A and B. Input B (inb) remains stable at $1.1 \,\text{V}$ throughout. In this test, the amplifier was balanced (R1 = R2). When $V_{ina} < V_{inb}$, the left branch current is larger than the right branch current, inducing $V_{mida} - V_{midb} > 0$. The DLC captures this relation and generates binary signals: $V_{outa} = 1$ and $V_{outb} = 0$, which appears in the bottom panel as a predominantly orange output trace. Conversely when $V_{ina} > V_{inb}$, $V_{outa} = 0$ and $V_{outb} = 1$, which appears as a combined orange/blue output trace. Note: this type of simulation can also be used to test the offset tuning range and tuning sensitivity on the resistive state of memristive devices. When R1 > R2, V_{ina} must be lower than V_{inb} to ensure a balanced output, creating an offset. This is read in the output trace as an encroachment of the blue region into the orange (and vice versa for R1 < R2). (C) Timing diagram for neural signal detection. The timing diagram is captured from one detection cycle, where we set this cycle starts from 0 ns. The signal-detection cycle period was set at 350 ns, which is subdivided into four operational phases: (i)reset, (ii) integrating, (iii) digitisation and (iv) off phases. Top panel: clocking scheme (see schematic in Figure 1A). Middle panel: drain signal of input transistor M5 ($drain_b$) and integrating node voltage (midb). Bottom panel: digital output signals; it is these signals that generate the

Each threshold detection operation is carried out in four phases that we label as (i) reset, (ii) integrating, (iii) digitisation and (iv) off. These are illustrated in Figure 1C. They remain unchanged from the original work and act as follows:

In the reset phase (i), the core amplifier is on (clk_ana , clk_rst : high, clk, clk_anabar : low), and the load capacitors are discharged ($V_{mida/b} = 0$), so that voltage/current in core amplifier is initialised and cleared before integration commences in the next phase.

In the integrating phase (ii) (clk_ana : high, clk_anabar , clk_rst , clk: low), the reset transistors (M8&M9) are switched off, and the currents flowing through the branches of the core amplifier drain into the load capacitors. From a 'large signal' perspective, V_{mida} and V_{midb} continuously increase during integration. In terms of 'small signal', $\Delta V_{mida-midb}$ increases with time, and normal operation is maintained so long as the cascode transistors M6&M7

TABLE 1 Sizes of devices in the proposed architecture, where the bias current of core amplifier is $I_{tail} = 3 \,\mu\text{A}$

Devices	W/L (μm)	Devices	W/L (µm)
M1, M2, M3	3/3	M11-M14	2/0.6
M4, M5	200/1	M15, M16	1/0.6
M6, M7	20/1	M17, M18	2/0.6
M8, M9	1/0.6	M19	1/0.6
M10, R3	5/1	C1, C2	200 fF

Note: R3 is replaced by a diode connected NMOS. The supply voltage is 1.8 V, and control signals are designed to full range swing except clk_anabar swings between 0.6V and 1.8 V.

remain in the saturation region. The voltage difference between nodes mida and midb is impacted by the charging speed/current and integration time. Memristors R1&R2 work as trimming devices and tune the offset of the core with very high sensitivity ($1\mu V/k\Omega$ shown in the original paper). At the end of this phase, $V_{mida/b}$ should be high enough to successfully trigger the DLC and $\Delta V_{mida-midb}$ should be as large as possible for maximising gain.

In the digitisation phase (iii) (clk_ana , clk: high, clk_anabar , clk_rst : low), clk goes high, triggering the DLC to perform the conversion of $V_{mida/b}$ into the final digital outputs. By convention, we take the output from the branch where output '1' represents a spike while '0' represents the absence of a spike. Shortly after the decision is committed by the DLC, the core amplifier is turned off as the system re-enters the off phase.

Finally, in the off phase (iv) (*clk*: high, *clk_ana*, *clk_anabar*, *clk_rst*: low), the tail current is cut off by setting *clk_ana* to zero. The pre-amplfier is turned off and stops recording neural signals. *clk_anabar* is also deactivated (goes to high), thus preventing the accumulated charge across the large gate capacitances of M4&M6 from draining away.

2.2 | Integration of memristor

In order to realise extremely high precision and offset voltage tuneability, memristive devices have been employed. Memristor non-volatility, nm-scale size and CMOS-compatible processing^{25,26} only add to the benefits using memristors as trimming devices. Such passive trimming element adds no power dissipation in principle, except when the device needs to be programmed to retune the circuit. Moreover, memristor non-volatility leads to low maintenance power consumption compared with DRAM, which needs to be refreshed to preserve its data.²⁷ Simultaneously, comparing with flash memory whose program and erase voltages are typically 15–21 V,²⁸ low memristor programming voltages (programming with 1*V* has been demonstrated for WOx-based memristor²⁹) simplify chip design.

Throughout this work, memristors are operated assuming a 'write once-read many' regime where they are used to trim two, differential current paths and as a result tune the offset voltage of our system. The programming process is to be executed separately, before operating the neural amplifier. In our case, a pair of single-transistor switches connecting the devices to an appropriate programming voltage and a trans-impedance amplifier (all shared across multiple channels) can perform the programming while the main amplifier being programmed is shut down. This approach is illustrated in more detail in our own previous work, ³⁰ which only adds 2T/channel complexity. The current paper, however, shall focus exclusively on the function of the channel during normal operation, where the memristor resistance does not change.

Note: memristive devices have been demonstrated within very wide range of switching voltages (for some low-voltage examples see^{31,32}) and resistive state ranges. In this work, we use resistive ranges associated with our own inhouse developed devices²¹ as an example; it is implied that each designer will need to adapt their particular design to work optimally with the memristive technology of choice (or at hand).

2.3 | Key performance metrics

The main performance indicators for the core amplifier include gain, bandwidth, offset tuning range and sensitivity on memristor resistance, noise performance, input range, common-mode rejection ratio (CMRR) and power consumption.

All these metrics (with the exception of power) mostly depend on the integrating phase, when amplification is conducted. In this stage, the cascode transistors are in saturation mode. As $V_{mida/b}$ keep increasing throughout the integration phase, there is no set DC operating point. Nonetheless, because this is an extremely small signal amplifier, the current flowing through each branch is under normal circumstances approximately the same and constant. This allows for analysis similar in spirit to regular small-signal analysis by using transient simulations for obtaining the relevant data. Standard DC operating point and AC analysis cannot be applied here directly. It is perhaps more appropriate to think of $V_{mida/b}$ as 'large signal' in the mV-range and $\Delta V_{mid} = V_{mida} - V_{midb}$ as 'small signal' in the μ V-range.

2.3.1 | Gain

The gain is defined, as usual, as the ratio of the output signal amplitude over the input signal amplitude, $\delta V_{out}/\delta V_{in}$. For the core amplifier, this translates into $\delta V_{mid}/\delta V_{in}$, where δV_{mid} is taken at the end of the integration phase and δV_{in} is considered constant for the purposes of this analysis.

A more explicit formula can be obtained for the gain: the input differential voltage induces through the input differential pair and its associated current branches a difference in currents:

$$\delta i = \delta V_{in} \cdot g_m, \tag{1}$$

where g_m is the transconductance of the input differential pair in normal operating conditions. This induces a difference of charge on the load capacitors:

$$\delta Q = \delta i \cdot \tau, \tag{2}$$

where τ is the integration phase duration. Finally, this gets transformed into the voltage difference we observe at δV_{mid} through the load capacitances C:

$$\delta V_{mid} = \delta Q/C. \tag{3}$$

Combining the above yields the gain (G):

$$G = \frac{\delta V_{mid}}{\delta V_{in}} = \frac{g_m \cdot \tau}{C}.$$
 (4)

Given that we know that the currents filling each load capacitor are approximately constant and equal, we can express integration time τ as a function of the difference in V_{mid} levels at the start and end of integration $\Delta V_{mid} = V_{mid}|_{t=t_e} - V_{mid}|_{t=t_0}$, where t_0 and t_e denote the start and end of the integration phase. In our case, $V_{mid}|_{t=t_0} = \text{GND} = 0$, and therefore, $\Delta V_{mid} = V_{mid}|_{t=t_e}$. This is a voltage level that we can adjust by choosing appropriate values for the tail current of the amplifier and the integration time. Given this interdependence, we now seek to find an expression for τ that depends only on engineering parameters. We begin by observing that

$$\Delta V_{mid} = \Delta Q/C, \tag{5}$$

where ΔQ is the total charge accumulated on each node (mida/b) as a result of the tail current. This can, however, be easily expressed as

$$\Delta Q \approx i_{tail/2} \cdot \tau, \tag{6}$$

where $i_{tail/2}$ is the half-tail current of the amplifier core. This allows us to express τ as follows:

$$\tau = \Delta V_{mid} \cdot C/i_{tail/2},\tag{7}$$

where we replaced the approximation symbol with an equality for clarity, since the deviation is expected to be sufficiently small under normal operation.

Now we can substitute Equation 7 into Equation 4 and obtain gain as

$$G = \frac{g_m \cdot \Delta V_{mid}}{i_{tail/2}},\tag{8}$$

which further simplifies to

$$G = TE \cdot \Delta V_{mid}, \tag{9}$$

where TE is the transconductor efficiency factor of the input diff pair transistors. In other words, the differential gain of the pre-amplifier core only depends on the TE and the voltage range over which we are integrating. Integration time and tail current can be freely traded off, in principle (but consider noise, etc.). Note that ΔV_{mid} represents voltage difference during the integration phase, while δV_{mid} is the output that captured at the end of integration.

2.3.2 | Bandwidth

In an integrating amplifier, such as the one studied here, the notion of bandwidth is somewhat different than in continuous mode systems because the output is not a continuous waveform whose Fourier component at some frequency can be compared in magnitude to an input stimulus of the same frequency. Instead, our amplifier output is a single value that is influenced (in magnitude) by the input in proportion to the input's absolute integral. For a unit magnitude pure tone signal of angular frequency $\omega = 2\pi f$, the maximum absolute integral within a time window 2a is given by

$$I_{eff,max}(\omega) = \left| \int_{-a}^{a} \cos(\omega t) dt \right| = \left| \frac{2\sin(\omega a)}{\omega} \right| \le \left| \frac{2}{\omega} \right|,\tag{10}$$

where I_{eff} stands for 'effective integral'. There is no need for introducing a phase shift ϕ into $cos(\omega t)$; using the trignomoetric identity for cosine of sum of angles, we can easily prove that I_{eff} maximises for $\phi = 0$.

At DC, the integral is simply 2a, and subsequently, it decreases within the envelope of 1/f as frequency increases. If we divide $I_{eff, max}$ by the length of the window, we obtain what can be interpreted as an attenuation factor:

$$\lambda(\omega) = \left| \frac{\sin(a\omega)}{a\omega} \right| = |\operatorname{sinc}(a\omega)| \le \left| \frac{1}{a\omega} \right|. \tag{11}$$

Figure 2 illustrates the evolution of λ with \bar{f} : the frequency of the sinusoid in units of $\frac{\pi}{a}$. We many now define the effective bandwidth of the amplifier as the frequency above which $\lambda(\bar{f})$ is always below a certain value p. An indicative




FIGURE 2 Illustration of bandwidth definition within the context of the integrating amplifier. Left panel: illustration of a pure tone wave fitting exactly 1.5 times within a time window of length 1. Right panel: attenuation factor (Equation 11) as a function of tone frequency \bar{f} in units of cycles/window period $(\frac{2\pi}{\tau} = \frac{\pi}{a})$. An indicative bandwidth value (BW) is shown for p = 20%. λ declines with $\frac{1}{a\alpha}$

measure of bandwidth may be given by p = 20%. For an integration period of 1 µs, this yields around 1.5 MHz bandwidth. Naturally, p can be set to another suitably chosen value to yield different appropriate bandwidth figures. This metric holds only so long as the resulting frequency is much lower than all other RCs in the amplifier core, and thus, we have no additional attenuation. It is worth noting that the most typical neural signals of interest, action potentials (spikes), last in the order of ms. This implies that the even spike features of the order of hundreds of µs will be integrated without any significant attenuation.

Throughout our analysis, we make the following approximation: the amplifier is integrating linearly throughout its integration voltage range ΔV_{mid} . The input differential signals of interest are so small that linear approximations can be assumed to hold throughout the whole system (st1, St2). In practice, there will be some additional distortion due to the changing V_{ds} experienced by the cascode transistors, but we currently ignore this effect in our analysis.

2.3.3 | Tuning sensitivity and range

The memristive devices applied in the current branches regulate the charging speed to load capacitors by modulating the effective output resistance of the core amplifier as seen by the capacitive load. To see the mechanics of this action, we refer to the schematic in Figure 1A and the standard equation for the impedance of a drain-degenerated MOSFET, looking into the source. When this is applied to the source of M6, we obtain

$$Z_{s6} \approx \frac{1}{g_{m6}} \left(1 + \frac{R_1}{R_{o6}} \right),$$
 (12)

where Z_{s6} is the impedance looking into the source of M6, g_{m6} is the differential transconductance of M6 and R_{o6} the output resistance of M6.

Extending this principle to calculate the impedance of M4, as drain-degenerated by the M6-R1 cascade, we obtain

$$Z_{s4} \approx \frac{1}{g_{m4}} \left(1 + \frac{Z_{s6}}{R_{o4}} \right),$$
 (13)

which eventually unfolds to

$$Z_{s4} \approx \frac{1}{g_{m4}} + \frac{1}{g_{m6}g_{m4}R_{o4}} + \frac{R_1}{g_{m6}R_{o6}g_{m4}R_{o4}}.$$
 (14)

A similar expression also applies for the right current branch.

Setting $A = \frac{1}{g_{m4}} + \frac{1}{g_{m6}g_{m4}R_{o4}}$ and $B = \frac{1}{g_{m6}R_{06}g_{m4}R_{o4}}$, we can express the impedances seen by M3 looking into each current branch as

$$Z_1 \approx A + BR_1,\tag{15}$$

$$Z_r \approx A + BR_2,\tag{16}$$

where $Z_l = Z_{s4}$ is the left current branch impedance and Z_r is the right branch impedance.

Next, examining the distribution of tail current across the branches, we obtain an expression for the left branch current i_l as follows:

$$i_l \approx i_T \frac{A + BR_2}{2A + B(R_1 + R_2)},$$
 (17)

where $i_T = i_3$ is the tail current. Given that $B \ll 1$ (as it is the product of two maximum FET amplifier gains), i_l can be further approximated as follows:

$$i_l \approx \frac{i_T}{2} \left(1 - \frac{B}{2A} (R_1 - R_2) \right). \tag{18}$$

Similarly for the right branch current i_r ,

$$i_r \approx \frac{i_T}{2} \left(1 + \frac{B}{2A} (R_1 - R_2) \right).$$
 (19)

This yields a total current imbalance of

$$i_l - i_r \approx \Delta i = -i_T \cdot \frac{B}{2A} (R_1 - R_2), \tag{20}$$

which if divided by the common transconductance of the input differential pair transistors yields the required voltage offset to rebalance the branches as a function of the difference in memristor resistive states:

$$V_{os} \approx V_{ina} - V_{inb} = \frac{\Delta i}{g_{m4.5}},\tag{21}$$

which when fully unfolded yields

$$V_{os} \approx -\frac{(R_1 - R_2)i_T}{2R_{o,cas}g_{m,in}(1 + g_{m,cas}R_{o,in})},$$
(22)

where we have renamed our variables to explicitly stress the common values of output impedances and differential transconductances of the input differential pair and cascode transistors ($R_{o, cas}$ = output impedance of cascode transistor, $g_{m, in}$ = diff. transconductance of the input diff pair).

This result relies on the standard small-signal assumptions that the various g_m s and R_o s remain constant, all transistors involved remain saturated (either over or below threshold) and, crucially, it makes no other assumptions on the voltage present at the load capacitors. So long as (a) the g_m s of all transistors remain mostly unchanged and (b) the change in load capacitor voltage does not affect the absolute difference in memristor resistive states seen by the system, the capacitors charge uniformly under balanced conditions ($V_{in} = V_{os}$). While condition (a) can be reasonably approximated as true in saturation, condition (b) is not generally true because of the non-linearity in the I–V of the memristive devices.³³ Analysis of this phenomenon is outside the scope of the paper as it is memristor technology-specific, but in general, if the absolute resistive state difference changes as the integration process progresses, we obtain offset voltage drift that may potentially affect operation when a fixed, non-zero offset is specifically required (e.g., for threshold detection with the offset acting as threshold).

Overall, Equation 22 shows that in small-signal conditions, the offset voltage of the core amplifier is proportional to the difference in memristor resistive states divided by the maximum transistor gains of the input diff pair and cascode transistors. This division explains the extreme fineness of tuning achievable.

The tuning range can in principle be extended under the rule of Equation 22 for as long as the underlying assumptions hold. We note two important limiting conditions: (1) if the imbalance in currents becomes large, eventually, the assumption of equal g_m s on both current branches collapses. Exactly when this occurs depends on the tightness of the specifications. (2) If the voltage dropped across the larger of the pair $R_{1,2}$ becomes comparable to the capacitor voltage range through which the amplifier can integrate while maintaining transistor saturation (normal operation), eventually, the amplifier will run out of integration voltage headroom. Thus, introducing a headroom vs. maximum tuning range headroom (so long as condition (2) remains the dominant limit).

2.3.4 | Input-referred noise

The amplifier's core noise is dominated by the input differential pair. The reasons are the same as in continuous mode amplifiers such as the Harrison²⁰: the input pair provides substantial gain through its g_m and thus mitigates the input-referred contributions from downstream elements (primarily the cascode transistors and the memristor devices).

The standard MOSFET input referred-noise model containing both thermal and flicker noise is given by the following expression for spectral density³⁴:

$$\overline{V_{in}^2}(f) = 4kT\gamma \frac{1}{g_m} + \frac{K}{C_{ox}WLf},$$
(23)

where k is Boltzmann's constant, T is the absolute temperature, $\gamma = \frac{2}{3}$ for long-channel transistors and higher for shorter channel devices, K a typically empirically determined factor scaling 1/f noise, C_{ox} the gate capacitance, W, L the transistor sizes and f denotes (linear) frequency.

In our amplifier the noise from each transistor in the input differential pair from Equation 23 propagates to the output via the gain G from Equation 8 and is then moderated by the attenuation factor λ from Equation 11. Moreover, bearing in mind that the amplifier's output is the difference V_{mid} and that it is operating in a 'nearly balanced' regime, the total noise spectral density equation at the outputs becomes

$$\overline{V_{out,total}^2(f)} = 2 \cdot \overline{V_{in}^2(f)} \cdot G^2 \cdot \lambda^2(f), \tag{24}$$

where we substitute all ω s with f for simplicity and have assumed that both branches contribute equally to noise.

We note the following: first, the application of $\lambda(f)$ turns white noise into 1/f (more accurately 1/af) and 1/f noise into $1/f^2$, as is typical of single-pole low-pass filters. Second, if we desire short integration periods, noise moderation effect by $\lambda(f)$ may become too weak to make any practical difference because of the $a \ll 1$ factor.

Finally, input-referring Equation 23 and the contributions of $\lambda(f)$ (which can be ignored in this case), we obtain the following noise profile:

$$\overline{V_{in,total}^2} = 2 \cdot \lambda^2(f) \left(\frac{8}{3} kT \frac{1}{g_m} + \frac{K}{C_{ox} W L f} \right), \tag{25}$$

where the g_m , W and L factors are the same (at least approximately) for both transistors in the input diff pair.

2.3.5 | Input range

Under normal operation, the input differential pair transistors M4,5 must be in subthreshold saturation. This implies two operating conditions: (1) a minimum drain-source voltage $|V_{ds,min}| = m \cdot V_T$, where V_T is the thermal voltage and good rule of thumb for ensuring subthreshold saturation is $3 \le m \le 4$ (here, we will use m = 4). (2) We need an appropriate gate-source voltage $|V_{gs,4}| (< |V_{th}|)$ that allows the transistor to pass $\approx i_{tail}/2$ in subthreshold saturation. This is treated as approximately constant in this analysis.

Therefore, the common mode voltage V_{CM} is bounded: the top boundary is simply

$$V_{DD} - |V_{ds,sat,3}| - |V_{gs,4}| \ge V_{CM},$$
 (26)

where $V_{ds, sat, x}$ is the drain-source saturation voltage of transistor x. Exceeding the boundary causes M3 to triode and simultaneously encroaches on $V_{gs, 4}$, progressively shutting the amplifier down.

The bottom boundary hinges on maintaining the input differential pair in subthreshold saturation $(|V_{ds, 4}| \ge |V_{ds, min, 4}|)$:

$$|V_{ds,4}| \approx (V_{CM} + |V_{gs,4}|) - (V_{anabar,low} + |V_{gs,6}|) \ge 4 \cdot V_T,$$
 (27)

where $V_{gs, 6}$ is the gate-source voltage allowing the cascode transistor to pass $\approx i_{tail}/2$. This is also treated as approximately constant in this analysis. The second term is recognised as $V_{drain.a}$ under normal operation and node voltage $V_{drain.a}$ can be seen in the schematic of Figure 1A. This unfolds to

$$V_{CM} \ge V_{anabar,low} + |V_{gs,6}| - |V_{gs,4}| + 4 \cdot V_T.$$
 (28)

Here, the cascode transistor M6 enforces a specific and relatively fixed value of $V_{drain,a}$ under the control of $V_{anabar,low}$ (similarly for M7 and $V_{drain,b}$). Combining Equations 26 and 28, we can find the approximate value of $V_{anabar,low}$ above which the input differential pair runs out of common mode range:

$$V_{anabar,low} = V_{DD} - |V_{ds,sat,3}| - 4 \cdot V_T - |V_{gs,6}|. \tag{29}$$

From here, we can see the trade-off between common mode and integration voltage ranges (directly connected to gain). If the input stage of the amplifier is AC-coupled, the required V_{CM} range may become very small.

CMRR and CMGD 2.3.6

In continuous mode amplifiers, CMRR (common more rejection ratio) is defined as the ratio of the differential gain vs. the common mode gain. In our case, this is given by

$$CMRR = \frac{A_{dm}}{A_{cm}} = \frac{dG}{dA_{cm}}.$$
(30)

where A_{dm} , A_{cm} are the differential and common mode gains, respectively.

In a perfectly balanced amplifier (nominal design), this will be zero at first order, so it would be perhaps more informative to measure this directly in silico.

There is a slightly different effect which will impact our integrating amp and can be analysed easily: gain distortion vs. common mode voltage V_{CM} :

We define this 'common mode gain distortion' as

$$CMGD = \frac{dG}{dV_{CM}}.$$
(31)

Taking Equation 9 and substituting $g_m = \frac{i_{tail/2}}{V_{geal}}$, we obtain

$$G = \frac{\Delta V_{mid}}{V_{g_{S},4}}. (32)$$

We can now unfold the derivative $\frac{dG}{dV_{CM}}$ as follows:

$$\frac{dG}{dV_{CM}} = \frac{d\frac{\Delta V_{mid}}{V_{gs}}}{dV_{gs}} \cdot \frac{dV_{gs}}{dV_g} = -\frac{\Delta V_{mid}^2}{V_{gs}} \cdot \frac{dV_{gs}}{dV_g},$$
(33)

where $\frac{dV_{gs}}{dV_g} \approx 1$ due to the high impedance of M3. We note that this value could easily be as low as 1 (e.g., consider the case of $\Delta V_{mid} = 0.5V$ and $V_{gs} = 0.7V$). This means that for every Volt of change in V_{CM} , the gain deviates by a unit (e.g., G=25 at $V_{CM}=xV$ means G=26 at $V_{CM} = (x-1)V$). Nevertheless, for indicative values of G = 25 and V_{CM} fluctuations in the low hundreds of mV, we obtain gain deviations/errors in the order of 1%.

3 PERFORMANCE MEASUREMENTS AND RESULTS

In this section, the suitably defined performance parameters from the previous section will be assessed for an example design in simulation. We split the results into two groups for convenience: differential mode and common mode effects. Under differential mode-related effects, we examine the differential gain, bandwidth and tuneable range/sensitivity of offset vs. memristive device resistive state. Under 'Common mode-related effects', we include input range (largely determine by the common mode by assumption) and CMRR/CMGD. Finally, power consumption is discussed on its own at the end. For these simulations, we used a commercially available $0.18 \mu m$ CMOS technology with VDD = 1.8 V.

3.1 | Differential mode effects

3.1.1 | Gain

For the purposes of amplifier gain analysis, we have run multiple, single data-point amplification transients sweeping a range of input differential voltages centred around zero. These simulations are under nominal conditions for this study: no added noise, mismatch or process variation was included.

There are two main experiments: first, we set an integration phase run where $\delta V_{in} \neq 0$ and the clk signal does not interrupt the integration process but rather lets it run its course until both $V_{mida/b}$ saturate. Thus, the important features of the resulting waveform (e.g., position of peaks) are revealed. A key question we seek to answer here is whether there is an optimum time to stop the amplification in order to reliably obtain maximum gain, and if so when that occurs. The second experiment uses a fixed clock allowing us to explore the gain linearity for fixed integration period: we run multiple simulation runs with δV_{in} swept from $-100~\mu V$ to $100~\mu V$ with integration period $\tau = 150$ ns. The key question here is whether the amplifier has a usable linear range centred around the 0V differential input and if so, how wide it is.

The first experiment is illustrated in Figure 3A top panel. We observe that for all test inputs, $\delta V_{in} \in \{-100, -50, -5, 5, 50, 100\} \mu V \Delta V_{mid}$ increases linearly to a global peak at ≈ 170 ns into the integration phase and then gradually decreases to zero, at which point both $V_{mida/b}$ have saturated and any potential difference they had is erased. The peak occurs because as we keep integrating, the voltage at mida/b nodes eventually increases to the point where the cascode transistors enter the triode mode. This causes the rate of voltage accumulation on whichever V_{mid} node is highest to slow first, allowing the other node to catch up (and leading to the post-peak drop in ΔV_{mid}). At this point, we are past maximum gain and continuing the integration eventually equalises the V_{mid} s.

Next, we note that the peak gain time is nearly perfectly aligned for all input samples; the maximum peak time difference is only 1 ps. The high quality of alignment arises because the time at which the V_{mid} voltages start trioding the cascode transistors is determined primarily by the tail current and not the differential currents. The small discrepancy is explained by the fact that the peak gain time is technically determined by the time at which the first of $V_{mida/b}$ reaches the point where it triodes its cascode transistor. This has two key engineering implications: (1) it allows us to set a universally optimal DLC triggering time. (2) It states that the optimal trigger time is bounded by the trioding time obtained for $V_{mida} = \min$ and $V_{midb} = \max$ (or vice versa), in which case we have the fastest trioding corner.

The results from the second experiment are shown in Figure 3B bottom panel. The differential output voltages δV_{mid} for $\tau=150$ ns are plotted versus input differential voltage δV_{in} . We notice excellent gain linearity arising again from the extremely small effect that the differential voltages have on the behaviour of the voltages at $V_{mida,b}$. For this experiment, the differential input voltage was swept on the basis of a fixed input $V_{midb}=1.1V$ and a swept input $V_{inb} \in [1.1\,V-100\mu V, 1.1\,V+100\mu V]$. Results were linearly fitted yielding a gain of G=25V/V (28dB) with excellent linearity throughout the range (MSE = 0.0011).

3.1.2 | Bandwidth

We operated our amplifier with an integration period of 150 ns as shown in Figure 1C and ran a collection of transient analyses for fixed amplitude pure tone signal inputs. The tone frequencies ranged from 1 Hz to 27 MHz (covers around four cycles of window) and for each frequency the phases where stepped in increments of 10° . Additionally, we also carried out a DC run ($\delta V_{in} = 100 \,\mu\text{V}$). For each simulation run, we looked at the amplifier output δV_{mid} after 150 ns of integration. The outcome was a plot of maximum $|\delta V_{mid}|$ as a function of frequency, as illustrated in Figure 3B (normalised to $|\delta V_{mid}|$ at DC). The resulting curve is closely bounded by the envelope calculated by Equation 11 indicating no surprises. To keep $\lambda > 20\%$, the bandwidth achieves four fifths cycles/window period in Figure 3B that yields 5.4 MHz bandwidth.




FIGURE 3 Simulation results of effective gain and bandwidth. (A) Simulation results of differential gain analysis. In this simulation, inb was set at 1.1 V, while ina was swept from 1.1 V - 100 μ V to 1.1 V + 100 μ V with in steps of 5 μ V. (A) ΔV_{mid} throughout an intentionally excessively long integration phase. As $V_{mida, b}$ increases, the cascode transistors eventually triode causing the gain to peak and then start decreasing. Peak gain times occur at t=170 ns and are aligned within 1ps difference. An indicative integration time leaving substantial margin for error can be set to, e.g., 150 ns (dashed line in A). (B) Output voltage difference δV_{mid} at integration time $\tau=150$ ns vs. input differential voltage. The result is excellently fitted by a linear curve. The gain is constant at approx. G=25. (B) Simulated bandwidth profile of proposed integrating amplifier. Attenuation factor as a function of tone frequency \bar{f} in units of cycles/window period $(\frac{2\pi}{\tau} = \frac{\pi}{a})$, with a=150 ns in this design. Dashed line indicates theoretical prediction

We note that if we assume that the highest frequency spectral component of interest in a neural spike lies at 10kHz, the maximum attenuation of this particular design is around 0.08%. Therefore we can reliably sample spiking waveforms with this design. As a side-note, an important future direction of research would be to erode this bandwidth without compromising power dissipation in order to achieve better noise moderation (see section 3.1.4)

3.1.3 | Tuneable range and tuning sensitivity

To obtain the tuneable range and sensitivity of implanted memristive devices, multiple transient simulations such as those seen in Figure 1B can be repeated while sweeping both memristive device resistive states (R1 and R2). By tracking at what difference ΔV_{in} the outputs flip value, we can obtain an estimate for the offset. The quality of the estimate is calculated as follows: if at cycle n, we had $V_{outa}=0$, and at cycle n+1, we obtained $V_{outa}=1$, it means that somewhere between $\delta V_{in}|n$ and $\delta V_{in}|(n+1)$ we crossed the amplifier's offset voltage. The tracking will be applied in both ascending and descending phase, after which offset voltage will be averaged. Assuming that the amplifier always makes a decision at approximately the same relative time in each cycle (in our case always at 150 ns into the integration phase), the duration of this interval is fixed and given by the total swept range over the number of sampling cycles. In our case, we run 200 cycles (10 μ s/cycle for a total duration of 2 ms) and sweep the input across a range of 400 μ V (200 μ V ascending and 200 μ V descending).

Table 2 shows the offset voltage as a function of R1, R2. From there, we observe (1) the overall trimming range for this particular design is $\approx 235 \ \mu V$. (2) The maximum induced offset occurs, as expected, at the maximum R1, R2 imbalance corners. (3) The offset sensitivity is close to $1\mu V/k\Omega$ for any combination of R1, R2. (4) The table is almost symmetric (as expected). The slight asymmetry indicates that the common mode voltage influences the offset voltage. This effect will be the subject of a dedicated study. Finally, the quoted offsets were checked and are the same both on the upward and the downward slopes, indicating no history-dependence.

R1\R2	$10~k\Omega$	$40 k\Omega$	70 $k\Omega$	$100~k\Omega$	$130 k\Omega$
$10~k\Omega$	0	35	60	90	120
$40~k\Omega$	-35	0	25	55	95
$70~k\Omega$	-60	-25	0	25	55
$100 \ k\Omega$	-85	-50	-25	0	30
$130 \ k\Omega$	-115	-80	-50	-25	0

TABLE 2 Offset voltage of pre-amplifier vs. memristive device resistive state quoted at 5 µV resolution




FIGURE 4 Noise Simulation. (A) Schematic used for running noise analysis. Noiseless baseline current compensation resistors $R_{comp} = 330k\Omega$ were used. The resistors divert the baseline current coming from the tail transistor M3 so that at equilibrium any remaining voltage fluctuations on nodes MIDA,B are attributable to noise. (B) The noise spectrum presents unmoderated and moderated input-reffer noise, respectively

3.1.4 | Input-referred noise

To estimate the noise behaviour, we employ the following trick: we take the core of the basic circuit shown in Figure 1A, balance the inputs and add a pair of ideal, noiseless resistors that sink the baseline value of $i_{tail/2}$ for some suitably chosen equilibrium voltage $V_{mida/b} = V_{equil}$ within the amplifier's integrating range. This is shown in Figure 4A (note that we have removed M17&M18 for simplicity—they only increment node capacitance by a small fraction). Then, we need to run our noise analysis and apply the sinc moderation (Equation 11) in order to obtain our final results.

Before we begin, we need to make some key observations/assumptions: (1) at DC equilibrium, what is left on V_{mid} after removing the baseline tail currents is fluctuations due to noise; there is no other possible source of fluctuation. (2) Any distortions introduced by the finite impedance of the compensation resistors is negligible due to the minute input signals at play. (3) Input-referred output noise levels are expected to be comparable throughout the entire integration range given that most of the noise is generated by the input differential pair. Additionally, running the noise test at half-gain is compensation against underestimating the noise generated by other sources (most notably the cascode pair). Now, we can run our noise analysis.

For baseline compensation resistances $R_{comp} = 330k\Omega$, we get $V_{equil} \approx 0.5$ V and a noise spectrum (with and without sinc moderation) as shown in Figure 4B. Across a [0.05 Hz to 50 MHz] bandwidth we obtain a root-mean square (RMS) voltage noise level of $\approx 350 \, \mu \text{V}$ unmoderated, dropping to 34 μV moderated. This represents a saving of $\approx 90\%$. We also observe a 1/f corner frequency around 250 Hz. We have tested that expanding the included noise bandwidth both to the

left and to the right does not change the above figures significantly. The present analysis excludes noise contributions from the memristor devices.

Note: in this work, we have left out the contribution to noise made by the memristive devices. This is because currently there are no good noise models for memristive devices. Nevertheless, we can start making some estimates on how much noise we would expect from a standard resistor of similar magnitude. At 130 $k\Omega$ and over a bandwidth of 1 MHz the voltage noise on-site will be around 9 μ V. Dividing this by the input diff pair transcoductance in order to refer it to input and using the root-sum-square law of noise additivity, we compute that this leads to a moderate noise increase from the originally calculated 34 to 35 μ V, which hints towards it being an insignificant fraction over the overall noise levels (dominated by thermal noise at the input diff pair). However, this still imposes a hard limit on how much the noise can be reduced. Switching to longer integration periods is expected to help mitigate this; however, by eroding the effective noise bandwidth arising from the memristive devices.

3.2 | Common mode effects

3.2.1 | Input and range

In order to experimentally demonstrate the input range of the amplifier, we performed a series of experiments querying different potential range limitation factors in practice. First, we checked the behaviour of the system at different stages as a function of common mode voltage by running a series of integration cycles while sweeping V_{CM} from 0 V to VDD in steps of 50 mV. At each run, the differential input was 50 μ V, and the outputs were registered after integrating for 150 ns. Results were registered at (i) V_{midb} , (ii) δV_{mid} and (iii) the overall system output after the DLC. Results are shown in Figure 5A. Note: in order to check for possible input signal history-dependence during these tests, each test integration cycle was preceded by three integration cycles ran with $V_{CM} = 1.8$ V. We have sample-tested a few runs with initial V_{CM} between 0.1 V and 1.8 V and confirm that the history-dependence effect is negligible.

From the results in Figure 5A, we can draw three key conclusions: (1) the DLC successfully triggers for V_{CM} between approx. 0.5 and 1.4 V. This means that V_{midb} is sufficiently high for the DLC to settle to an output within 50 ns of it triggering (which occurs when clk goes high). (2) In this case, the DLC provides the correct answer so long as it triggers, but this might change towards the edges of the range once we take noise into account. (3) The actual analogue gain of the amplifier remains close to maximum (\approx 28 dB) within a narrower region: approx [0.9, 1.3] V. We would recommend that maximum gain area is taken as the effective V_{CM} range in order to maximise the chances of correctly capturing small differential inputs under noisy conditions. Nevertheless, this shows that by de-rating the specification of the amplifier to higher δV_{mid} , we can extend its effective input range.

In order to visualise the effects leading to loss of gain outside the region $V_{CM} \in [0.9, 1.3]$ V, we ran some unrestricted integration tests as shown in Figure 3A for different values of V_{CM} . The results are shown in Figure 5B where we observe that for V_{CM} between 1.0 and 1.3 V, the integration traces follow each other very closely, with traces at 0.9 and 1.4 V beginning to show more substantial deviations. We note how excessively low V_{CM} s shorten the peak without shifting (a result of desaturating the input differential pair but not changing the integration range) while excessively high V_{CM} s shift the peak without changing its magnitude.

3.2.2 | CMRR and CMGD

For evaluating the CMRR, we set the differential input to 0 V and swept V_{CM} between [0.9, 1.4] V. Since we deliberately don't account for process variations and mismatch in this work, we obtain the expected common mode gain of 0.

For CMGD, we run a series of integration runs with fixed differential input voltage (50 μ V) and sweep V_{CM} in steps 10 mV and plot the gain as illustrated in Figure 5C top panel. The highlighted region where the gain maximises is then resampled at 5 mV step, and for each consecutive pair of data points, we calculate the derivative (Figure 5C bottom panel). As per Equation 33, this yields our CMGD. Converting appropriately, we obtain CMGD \geq 20 dB for $V_{CM} \in [0.99 \text{ V}, 1.14 \text{ V}]$. To exemplify this effect, a 0.15 V change in common mode voltage ΔV_{CM} causes less than 1.5% change in the output of the amplifier core $(\frac{dG}{dV_{CM}}\Delta V_{CM})$.




FIGURE 5 Common mode simulation. (A) Input range results of pre-amplifier. In this simulation, the common mode voltage was swept from zero to 1.8 V with 50 μ V differential input. For $V_{CM} \in [0.5-1.4]$ V, we notice that V_{midb} (A) reaches sufficiently high voltage to prompt a stable output from the DLC (C) within 50 ns of triggering, and for our chosen differential input, the output is always correct. However, the analogue gain in (B) of the core is maximised in the narrower range [0.9, 1.3] V. (B) Intermediate differential output ΔV_{mid} evolution as a function of V_{CM} . Differential input voltage is 50 μ V, and the integration phase is not time-constrained (see Figure 3A). Voltage traces for different V_{CM} s follow each other closely except in the edge cases $V_{CM} \in \{0.9V, 1.4V\}$. (C) Top panel: core amplifier gain vs. V_{CM} (150 ns integration period). The gain remains high and stable in the highlighted area ($V \in [0.99 \text{ V}, 1.14 \text{ V}]$). Bottom panel: CMGD appropriately converted to dB for the range highlight area in (A). New highlight indicates CMGD $\geq 20 \text{ dB}$

3.3 | Power consumption

The power consumption has to be assessed for all operating phases of the pre-amplifier. The most power-hungry phase is the reset phase since it is the only one where a DC path exists between the power supplies. For this reason, the reset phase should be kept as short as possible. However, it is also during the reset phase that the core amplifier reaches steady state at all nodes so that the integrating phase can then commence without any history-dependence, i.e., influence from or 'memory of' its previous inputs. Finding the optimal reset phase duration is a key optimisation task for this design. Next, the cost associated with the integration and digitisation phases can be split into two main components: first, the integration cost is equal to charging the core amplifier's capacitors from GND to their equilibrium level, where the integration self-terminates (≈1.26 V in our case—note how this integration cost currently spans both integration and digitisation phases because we do not stop the integration once we trigger the DLCs). Second, the comparison cost is equal to the energy needed to operate the DLC. Finally, during the 'off' phase power dissipation is mainly down to leakages.

Through one detection cycle (350 ns), the average energy consumption is 1.927 pJ, of which 663fJ during the reset phase, 814fJ during the integration phase and 450fJ during digitalisation. This yields a power rating of 5.5 μ W for continuous operation (no off phase), of which the core amplifier accounts for 5 μ W. Leakage during 'off' mode adds 29.7 pW power. If we operate the amplifier at typical biointerface sampling rates of \approx 20 kHz, the overall power dissipation becomes 38.5nW (with only \sim 0.1% of total due to leakage). For a more complete, multiple channel pre-amplifier, additional power will be dissipated by (1) the current reference generation unit (III in Figure 1A) and (2) the control system, including clk_ana , clk_anabar , clk_rst and clk generators. Both of the above would be shared across multiple channels, yielding a certain degree of amortisation.

4 | DISCUSSION

From the analysis and simulation of the integrating amplifier, we highlight some key conclusions.

First, the performance improvement of the integrating amplifier over more traditional, e.g., Harrison designs relies on the integration process, which enhances the gain and decreases the effective bandwidth (helping reduce noise in the process). To visualise this, let us consider an integrating amplifier using the same tail current as a standard OTA first stage. During integration, the power dissipation is effectively the same, but the gain and bandwidth are different. In this sense, the design represents a trade-off between gain and bandwidth without changing power dissipation or using feedback.

Next, we note that there is a natural trade-off between tail current and integration time while keeping the overall energy dissipation approximately constant. This is the result of the fixed duration of the reset phase (just enough to clear any residual charge at the V_{mid} nodes) and the fact that energy consumption during the integration phase only depends on the size of the load caps and the voltage change across them during that phase. Thus, in principle, we can design for a wide range of required sampling rates or bandwidths for the same energy budget.

The trade is not completely free: changing the tail current affects gain, bandwidth and noise performance, by altering the g_m s of all transistors involved and the integration period. Furthermore, if using real memristive devices with non-linear IV curves, changing the tail current also changes the static resistance of the memristive devices. Together with changes in transistor g_m s, this means that the tuneability range is also affected since it depends on the impedance balance between memristor and transistors. Thus, while the integrating amplifier clearly offers a lot of design flexibility, the precise design trade-off space is also not trivial, much like as it is for OpAmps. This is an important subject meriting its own dedicated study.

The last design decision to highlight concerns the size of the load capacitors *C*. The gain analysis in Section 2 shows that *C* doesn't affect the gain but it does affect the integration period and therefore can be used to adjust the bandwidth, if for some reason that cannot be achieved by tweaking the tail current. Effectively, it is a design parameter that trades away energy for design flexibility.

In terms of operation, we note the importance of ensuring that the integrating amplifier is cleared properly in preparation for each integrating phase in order to avoid history-dependence of the output. This means that all node voltages should be equalised across the left and right branches prior to the commencement of the sensitive integration phase. In the current design this is achieved by forcefully flushing the system during the reset phase, but more energy-efficient approaches are under development as the rest phase represents a substantial fraction of the energy budget.

We close the discussion by comparing the memristive integrating amplifier's performance with a few standard designs, including some selected for their use of different low-offset techniques. While the objective of this paper is not to demonstrate performance superiority, it would be useful to give an example. Overall, the design concept offers the following key benefits over conventional alternatives: (1) it operates in discrete time, allowing great power savings through on/off operation. (2) It uses integrating sensing, thus boosting gain in the critical first stage of amplification. (3) It uses memristive trimming, which allows high-resolution/low overhead offset voltage adjustment (see below).

The performance of the specific design used in this work is compared to some key designs in the field in Table 3. We reiterate that because our amplifier uses integration within discrete time intervals, bandwidth is defined based on the metric in Section 2, which is different from the -3 dB frequency point used in continuous mode. We also highlight the power savings achieved by operating in on/off regime: actual amplification occurs over only 350 ns at power dissipation of 5.5 μ W, but when amortised over a 50 μ s cycle (20kHz) by going into 'off/sleep mode', average dissipation drops dramatically. Next, we observe slightly reduced gain and increased noise levels, which were traded against power dissipation in our design. In some cases, e.g., for relatively low precision operations such as threshold detection of neuronal spikes, a tenfold increase in noise may be an acceptable price for a 100-fold reduction in power dissipation. Finally, this example design is not completely optimised, with an increase in integration time as a very promising avenue of investigation for decreasing noise levels within the same power envelope.

Finally, a note on compensation techniques: the mainstream approach remains pseudo-resistor- and capacitor-based compensation over the closed-loop system.^{20,36–38} However, due to the high sensitivity to process, voltage and temperature (PVT) variations, both pseudo-resistors and capacitors suffer from low linearity and accuracy, neither of which can be compensated for a posteriori (except through expensive and non-scalable laser trimming or similar techniques).

TABLE 3 Performance and comparison of the proposed amplifier

Work	Harrison ²⁰	Jeon ³⁶	Luo ³⁷	Abbasi ³⁸	Muller ³⁹	This work
Tech. (µm)	1.5	0.18	0.18	0.18	0.065	0.18
Power (W)	40 μ	1.5 μ	3.24 μ	1.8 μ	5 μ	38.5n @ 20 kHz
						5.5 μ @ continuous
Gain (dB)	40	60	40	40	32	28
BW (Hz)	7.5 <i>k</i>	10k	5.4 <i>k</i>	0.1-500	-	5.4 M
IRN @freq. (μV_{rms})	2.1	3.4	2.14	0.45	4.9	3.73 34
	0.5-50k	0.5–10k	200-5k	0.5-500	10 <i>k</i>	0.1–10k 0.5–50 M
Low-offset Technique	CFN		Gm-C-based	NFL + digital	mixed-signal	memristive
	with pseudo-re	esistor	DSL	offset cancellation	feedback loop	trimming

Abbreviations: CFN, capacitive feedback network; DSL, DC Servo Loop; IRN, input-referred noise; NFL, negative feedback loop.

Another popular approach³⁹ is to use the mixed-signal feedback loop with noise-efficient DACs to cancel the input off-set, which, however, incurs significant area and power overheads when scaling up the input range. In contrast, memristive trimming is simultaneously (a) fully electrical, (b) allows fine-grain tuning that can compensate for PV a posteriori and (c) incurs a low overhead: 4T/channel is needed to program the memristor ($1 \times pMOS + 1 \times nMOS$ per memristor to provide an 'upward' current path—see schematics in Figure 1). Additionally, the memristors themselves are back-end integrable so their own chip real-estate cost is minimal.

5 | CONCLUSION

In this work, we have performed a theoretical analysis of the core functionality of memristive integrating amplifiers and used industrial CAD-level simulations to provide a specific example for an integrating amplifier design targeting electrophysiological applications. Throughout our analysis, we have concluded that the performance enhancement over traditional, continuous mode amplifiers can be most intuitively understood as a gain boosting effect arising from the integration process and showed how this process erodes the amplifier's effective bandwidth (which is desirable for electrophysiology applications). Moreover, we have explained how standard metrics of amplifier performance such as gain and input common mode range, but also new metrics such as offset voltage tuneability range can be described by governing equations for use by designers. Finally, we implemented an exemplar design in commercially available 180 nm CMOS and demonstrated typical values for all studied performance parameters that can be expected from a 0.18 μ m node technology. These included gain of 25 V/V, offset tuning range of 235 μ V, input-referred noise of 34 μ V_{rms} and power dissipation of 38.5 nW at 20 kHz sampling rate. These are competitive vs. current literature for an not fully optimised design.

As for the programming module of memristive devices, a pair of single-transistor is utilised as the switch that isolates the program port and the operation port, which only adds 2T/memristor complexity in our case. Besides, 1.8 V is sufficient to program it within the nominal range of RS from 10 to 130 $k\Omega$, while keeping the pre-amplifier in off-state. We expect that the use space of the design itself will broaden as various memristive technologies continue to develop. In this work, we focused on typical resistance values we work with (in our in-house developed technology) as an example.

This work is a stepping stone towards de-risking and documenting the memristor-based integrating amplifier. As a conclusion, we believe that the trade-off induced by the integration process in combination with the offset trimming enabled by memristors has the potential to add a powerful circuit topology to the arsenal of the analogue designer. Naturally some open questions still remain after this basic level analysis, such as understanding how adding a programming interface might affect performance or how programming power might compare to read-out power (immediately imposing a read/write operation frequency ratio below which the write power will dominate proceedings). Nevertheless, the understanding gathered by analysing behaviour and explicitly pointing out design trade-offs should prove useful to the designer wishing to use this design.

ACKNOWLEDGMENTS

The authors would like to acknowledge this work was supported in part by the Royal Society Industry Fellow PhD Student Scholarship and Engineering and Physical Sciences Research Council (EPSRC) under Grant EP/R024642/1 in Functional Oxide Reconfigurable Technologies (FORTE) programme.

CONFLICT OF INTEREST

The authors declare no potential conflict of interest.

AUTHOR CONTRIBUTIONS

A.S., J.W. and C.P. developed derivation on re-definition. Both A.S. and J.W. conducted simulations and contributed to the final version of the manuscript, in consultation with S.M. T.P. supervised the project. All authors reviewed the manuscript.

DATA AVAILABILITY STATEMENT

The data that support the findings of this study are available from the corresponding author upon reasonable request.

ORCID

Jiaqi Wang https://orcid.org/0000-0002-2503-1001

Alexantrou Serb https://orcid.org/0000-0002-8034-2398

Christos Papavassiliou https://orcid.org/0000-0002-8003-2146

Sachin Maheshwari https://orcid.org/0000-0002-9192-2961

Themis Prodromakis https://orcid.org/0000-0002-6267-6909

REFERENCES

- Karunanithi D, Rodrigues DP. Diagnosis of Disease through Voice Recordings using Artificial Neural Networks. Int J Comput Appl Technol Res. 2017;6(6):299-305. https://doi.org/10.7753/ijcatr0607.1006
- Lebedev MA, Nicolelis MA. Brain-machine interfaces: past, present and future. Trends Neurosci. 2006;29(9):536-546. https://doi.org/10. 1016/j.tins.2006.07.004
- 3. Lee SB, Lee HM, Kiani M, Jow UM, Ghovanloo M. An inductively powered scalable 32-channel wireless neural recording system-on-a-chip for neuroscience applications. 2010 IEEE *International Solid-State Circuits Conference (ISSCC)* 2010; 4(6): 360–371. https://doi.org/10.1109/isscc.2010.5434028
- 4. Patil AC, Thakor NV. Implantable neurotechnologies: a review of micro-and nanoelectrodes for neural recording. *Med Biol Eng Comput.* 2016;54(1):23-44. https://doi.org/10.1007/s11517-015-1430-4
- 5. Dorman MG, Prisbe MA, Meindl JD. A monolithic signal processor for a neurophysiological telemetry system. *IEEE J Solid-State Circuits*. 1985;20(6):1185-1193. https://doi.org/10.1109/JSSC.1985.1052457
- Hashemi Noshahr F, Nabavi M, Sawan M. Multi-Channel Neural Recording Implants: A Review. Sensors. 2020;20(3):904. https://doi. org/10.3390/s20030904
- 7. Harrison R. A low-power integrated circuit for adaptive detection of action potentials in noisy signals. *Proceedings of the 25th Annual International Conference of the IEEE Engineering in Medicine and Biology Society (IEEE Cat. No.03CH37439)* 2003; 4: 3325–3328. https://doi.org/10.1109/iembs.2003.1280856
- 8. Seese T, Harasaki H, Saidel G, Davies C. Characterization of tissue morphology, angiogenesis, and temperature in the adaptive response of muscle tissue to chronic heating. *Lab Invest: J Tech Method Pathol.* 1998;78(12):1553-1562.
- 9. Wise KD, Angell JB. A Low-Capacitance Multielectrode Probe for Use in Extracellular Neurophysiology. *IEEE Trans Biomed Eng.* 1975; BME-22(3):212-219. https://doi.org/10.1109/TBME.1975.324562
- Viswam V, Obien MEJ, Franke F, Frey U, Hierlemann A. Optimal electrode size for multi-scale extracellular-potential recording from neuronal assemblies. Front Neurosci. 2019;13:385. https://doi.org/10.3389/fnins.2019.00385
- 11. Sodagar AM, Wise KD, Najafi K. A Wireless Implantable Microsystem for Multichannel Neural Recording. *IEEE Trans Microw Theory Tech.* 2009;57(10):2565-2573. https://doi.org/10.1109/TMTT.2009.2029957
- 12. Gosselin B, Ayoub AE, Roy J, et al. A Mixed-Signal Multichip Neural Recording Interface With Bandwidth Reduction. *IEEE Trans Biomed Circuits Syst.* 2009;3(3):129-141. https://doi.org/10.1109/TBCAS.2009.2013718
- Bagheri A, Salam MT, Perez Velazquez JL, Genov R. Low-Frequency Noise and Offset Rejection in DC-Coupled Neural Amplifiers: A Review and Digitally-Assisted Design Tutorial. IEEE Trans Biomed Circuits Syst. 2017;11(1):161-176. https://doi.org/10.1109/TBCAS. 2016.2539518
- 14. Serb A, Prodromakis T. High-sensitivity memristor-based threshold detection. IEEE International Symposium on Circuits and Systems (ISCAS) 2018: 1–4. https://doi.org/10.1109/ISCAS.2018.8351250

- Bontorin G, Tomas J, Renaud S. Low noise and low cost neural amplifiers. 2007 14th IEEE International Conference on Electronics, Circuits and Systems 2007: 1324–1327. https://doi.org/10.1109/ICECS.2007.4511242
- 16. Rieger R, Demosthenous A, Taylor J. A 230-nW 10-s time constant CMOS integrator for an adaptive nerve signal amplifier. *IEEE J Solid-State Circuits*. 2004;39(11):1968-1975. https://doi.org/10.1109/JSSC.2004.835818
- Harrison RR, Watkins PT, Kier RJ, et al. A Low-Power Integrated Circuit for a Wireless 100-Electrode Neural Recording System. IEEE J Solid-State Circuits. 2007;42(1):123-133.
- 18. Ng KA, Xu YP. A compact, low input capacitance neural recording amplifier with Cin/Gain of 20fF.V/V. 2012 IEEE Biomedical Circuits and Systems Conference (BioCAS) 2012: 328–331. https://doi.org/10.1109/BioCAS.2012.6418430
- 19. Kassiri H, Abdelhalim K, Genov R. Low-distortion super-GOhm subthreshold-MOS resistors for CMOS neural amplifiers. 2013 IEEE Biomedical Circuits and Systems Conference (BioCAS) 2013: 270–273. https://doi.org/10.1109/BioCAS.2013.6679691
- 20. Harrison RR, Charles C. A low-power low-noise CMOS amplifier for neural recording applications. *IEEE J Solid-State Circuits*. 2003;38 (6):958-965. https://doi.org/10.1109/JSSC.2003.811979
- 21. Stathopoulos S, Khiat A, Trapatseli M, et al. Multibit memory operation of metal-oxide bi-layer memristors. *Sci Rep.* 2017;7(1):1-7. https://doi.org/10.1038/s41598-017-17785-1
- 22. Jahromi MR, Shamsi J, Amirsoleimani A, Mohammadi K, Ahmadi M. Ultra-low power Op-Amp design with memristor-based compensation. 2017 IEEE 30th Canadian Conference on Electrical and Computer Engineering (CCECE) 2017: 1–4. https://doi.org/10.1109/CCECE.2017.7946785
- 23. Wey T, Jemison W. An automatic gain control circuit with TiO 2 memristor variable gain amplifier. *Analog Integr Circuits Signal Process*. 2012;73(3):663-672. https://doi.org/10.1109/NEWCAS.2010.5603719
- 24. Waser R, Aono M. Nanoionics-based resistive switching memories. Nat Mater. 2007;6(11):833-840. https://doi.org/10.1038/nmat2023
- 25. Zha J, Huang H, Huang T, Cao J, Alsaedi A, Alsaedi FE. A general memristor model and its applications in programmable analog circuits. *Neurocomputing*. 2017;267:134-140. https://doi.org/10.1016/j.neucom.2017.04.057
- 26. Xia Q. Memristive nanodevices: CMOS compatibility and novel applications. 2016 18th Mediterranean Electrotechnical Conference (MELECON) 2016: 1–4. https://doi.org/10.1109/MELCON.2016.7495316
- 27. Bhati I, Chang MT, Chishti Z, Lu SL, Jacob B. DRAM refresh mechanisms, penalties, and trade-offs. *IEEE Trans Comput.* 2015;65(1): 108-121. https://doi.org/10.1109/TC.2015.2417540
- Gendepujari KR. Cantilever Based Nonvolatile Memories: A Survey. PhD thesis. Sardar Vallabhbhai National Institute of Technology, Surat. 2020.
- 29. Lee S, Yun KH, Kim D. Electroforming-less and multi-level resistive switching characteristics in tungsten oxide thin film. *Thin Solid Films*. 2019;674:91-96. https://doi.org/10.1016/j.tsf.2019.02.012
- 30. Serb A, Khiat A, Prodromakis T. Seamlessly fused digital-analogue reconfigurable computing using memristors. *Nat Commun*. 2018;9 (1):1-7. https://doi.org/10.1038/s41467-018-04624-8
- 31. Borghetti J, Li Z, Straznicky J, et al. A hybrid nanomemristor/transistor logic circuit capable of self-programming. *Proc Natl Acad Sci.* 2009;106(6):1699-1703. https://doi.org/10.1073/pnas.0806642106
- 32. Merced-Grafals EJ, Dávila N, Ge N, Williams RS, Strachan JP. Repeatable, accurate, and high speed multi-level programming of memristor 1T1R arrays for power efficient analog computing applications. *Nanotechnology*. 2016;27(36):365202. https://doi.org/10.1088/0957-4484/27/36/365202
- 33. Messaris I, Serb A, Stathopoulos S, Khiat A, Nikolaidis S, Prodromakis T. A data-driven verilog-a reram model. *IEEE Trans Comput-Aided Design Integr Circuits Syst.* 2018;37(12):3151-3162. https://doi.org/10.1109/TCAD.2018.2791468
- 34. Lamb KG, Sanchez SJ, Holman WT. A low noise operational amplifier design using subthreshold operation. *Proceedings of 40th Midwest Symposium on Circuits and Systems. Dedicated to the Memory of Professor Mac Van Valkenburg*; 1: 35–38.
- 35. Sharroush SM, Abdalla YS, Dessouki AA, El-Badawy EA. Subthreshold MOSFET transistor amplifier operation. 2009 4th International Design and Test Workshop (IDT) 2009: 1–6. https://doi.org/10.1109/IDT.2009.5404144
- Jeon H, Bang J, Je M. A CMRR Enhancement Circuit Employing Gm-Controllable Output Stages for Capacitively Coupled Instrumentation Amplifiers. IEEE Trans Circuits Syst II: Expr Briefs. 2020;67(9):1539-1543. https://doi.org/10.1109/tcsii.2020.3013009
- 37. Luo D, Zhang M, Wang Z. A Low-Noise Chopper Amplifier Designed for Multi-Channel Neural Signal Acquisition. *IEEE J Solid-State Circuits*. 2019;54(8):2255-2265. https://doi.org/10.1109/JSSC.2019.2913101
- 38. Abbasi MU. A wearable EEG amplifier using a novel teraohm low-distortion tunable hybrid pseudo-resistor. 2021 IEEE International Symposium on Circuits and Systems (ISCAS) 2021; 1–5. https://doi.org/10.1109/ISCAS51556.2021.9401111
- 39. Muller R, Gambini S, Rabaey JM. A 0.013mm², 5μW DC-Coupled Neural Signal Acquisition IC With 0.5 V Supply. *IEEE J Solid-State Circuits*. 2011;47(1):232-243. https://doi.org/10.1109/JSSC.2011.2163552

How to cite this article: Wang J, Serb A, Papavassiliou C, Maheshwari S, Prodromakis T. Analysing and measuring the performance of memristive integrating amplifiers. *Int J Circ Theor Appl.* 2021;49(11):3507-3525. https://doi.org/10.1002/cta.3101