Experimental Characterization of Fault-Tolerant Circuits in Small-Scale Quantum Processors

ROSIE CANE, DARYUS CHANDRA, (Member, IEEE), SOON XIN NG, (Senior Member, IEEE), AND LAJOS HANZO, (Life Fellow, IEEE)
School of Electronics and Computer Science, University of Southampton, Southampton SO17 1BJ, U.K.
Corresponding author: Lajos Hanzo (lh@ecs.soton.ac.uk)

The work of Lajos Hanzo was supported in part by the Engineering and Physical Sciences Research Council Projects under Grant EP/P034284/1 and Grant EP/P003990/1 (COALESCE), and in part by the European Research Council’s Advanced Fellow Grant QuantCom under Grant 789028.

ABSTRACT Experiments conducted on open-access cloud-based IBM Quantum devices are presented for characterizing their fault tolerance using [4, 2, 2]-encoded gate sequences. Up to 100 logical gates are activated in the Ibmq_Bogota and Ibmq_Santiago devices and we found that a [4, 2, 2] code’s logical gate set may be deemed fault-tolerant for gate sequences larger than 10 gates. However, certain circuits did not satisfy the fault tolerance criterion. In some cases the encoded-gate sequences show a high error rate that is lower bounded at \( \approx 0.1 \), whereby the error inherent in these circuits cannot be mitigated by classical post-selection. A comparison of the experimental results to a simple error model reveal that the dominant gate errors cannot be readily represented by the popular Pauli error model. Finally, it is most accurate to assess the fault tolerance criterion when the circuits tested are restricted to those that give rise to an output state with a low dimension.

INDEX TERMS Quantum error correction codes, quantum gates, ibm quantum, quantum circuits, fault tolerant circuit, encoded gates.

I. INTRODUCTION In the last few years, there have been vast leaps in the practical realisation of quantum computers, with both academia and industry demonstrating a variety of advances in the control, quality and number of programmable qubits [1]. The ever-increasing activities of the field have produced devices processing in excess of 50 qubits, by companies such as Google [2], IBM [3], Rigetti [4] and Ionq [5] along with many smaller devices that are publicly available to the general research community. As the field evolves, these devices will have the capability to implement fully-fledged quantum algorithms with longer gate sequences. Within this framework, a fault-tolerant Quantum Error Correction Code (QECC) is needed for mitigating the accumulated component errors in a large-scale quantum circuit. Therefore, characterizing QECC’s in new hardware can shed light on the device fidelity that will lead to the realisation of large-scale quantum algorithms. For a QECC to be fault-tolerant the circuits used for encoding, decoding and error correction must not introduce more errors than the code can correct since the gates of these circuits are imperfect, a single qubit error of a gate can proliferate through subsequent two-qubit gates that may overwhelm the codes’ error correction capability. Hence, an encoding circuit built from a large number of realistic noisy gates may introduce too many errors at the start of the computation, making it impossible to achieve an overall coded error rate improvement. Fault-tolerant circuit design aims for mitigating the fundamental component errors inherent in QECC’s. Therefore, to assess if a QECC is a viable method of improving the fidelity of a quantum algorithm, the additional circuitry used for implementing the QECC must be designed to be fault-tolerant.

There are a number of QECC’s that may be suitable for constructing fault-tolerant gate sequences at the time of writing. The family of attractive short QECC’s includes the 5-qubit code of [6], the 7-qubit Steane code [7], topological codes [8], [9] and the 9-qubit Shor code [10]. Fault-tolerant versions of these codes are prevalent [11], [12], but since the quantum hardware is still in its infancy, the functionality...
and architecture of the devices limits the choice of which QECC scheme can be tested. Fault-tolerant versions of a QECC often require many more qubits than just those used to encode a logical qubit. These overheads increase rapidly due to the need for multiple error correction iterations and ancilla check measurements. These processes often require a device that has multiple re-initialised ancilla qubits, as well unique qubit connectivity and classically controlled quantum operations. Therefore, experimental demonstrations of a fully fault-tolerant QECC with all the necessary steps such as repeated error detection and correction are still in the early stages of testing.

**A. FAULT-TOLERANT QUANTUM EXPERIMENTS**

There are a few considerations when selecting a quantum error correction code for experiments on small-scale openly accessible state-of-the-art (SoA) devices. Figure 1 and Figure 2 show the device layout for the IBM Quantum (IBMQ) 5-qubit ibmq_santiago mode and for the 7-qubit ibmq_casablanca device, respectively [3]. These devices have a general qubit layout with certain two-qubit connections in a two-dimensional architecture. The general architecture of the device determines the possible placement of two-qubit gates in the physical circuit. For example, in Figure 1, a Controlled-NOT (CNOT) gate may be placed between $q_0 \rightarrow q_1$, but is not possible between $q_0 \rightarrow q_4$. Therefore, in addition to having a sufficient number of available qubits, the circuit which applies the QECC in the proposed experiment must also be able to accommodate the specific qubit layout.

**FIGURE 1. IBMQ 5-qubit ibmq Santiago device layout [3].**

**FIGURE 2. IBMQ 7-qubit ibmq Casablanca device layout [3].**

The limited functionality of SoA devices may also impose limitations on the extent to which error correction and detection can be applied. Methods that apply an error correction sub-routine typically require the measurement of a stabilizer or parity check operation to detect the presence of errors. Then the output of this measurement is successively forwarded to the necessary error correction regime. Therefore, to implement a typical measurement-based QECC the device must have the capability of carrying out a measurement during a particular computation and then input the result to a classically-controlled quantum gate. In addition, schemes that apply measurement-free error correction typically require a specifically-crafted device layout, whereby the code word qubits have nearest-neighbour connections with multiple ancilla qubits [13]. Furthermore, this type of scheme is supported by ancilla qubits that can be reinitialized multiple times during a circuit’s execution, so that the device architecture does not require an excessive number of connections to codeword qubits. Nevertheless, these features are theoretically realisable and there is rapid progress in expanding the capabilities of open-access devices underpinning the promise that a fully fault-tolerant implementation of a QECC may be possible in the near future.

Given these limitations of the existing hardware, the [4, 2, 2] QECC is chosen for this study because of its straightforward implementation relying on only 4-5 qubits. This is because the fault-tolerant version only requires a single additional ancilla qubit [12]. Moreover, it is an error-detection code that relies on post-selection, which can be fulfilled in classical post-processing, circumventing multiple ancilla measurements in support of their circuit-based application.

**B. STATE-OF-THE-ART EXPERIMENTS**

Previous characterizations of the [4, 2, 2] code have shown that the preparation of an encoded state and small-scale gate sequences offer an overall logical error rate improvement compared to its uncoded counterpart in the same device [14], [15]. In [15], artificially inflicted errors were inserted, showing that indeed fault-tolerant circuit designs are robust to error proliferation. Vuillot demonstrated [16] that small-scale encoded logical gates relying on error detection capability succeed in providing error-rate improvements, when the highest quality pair of qubits on the device are targeted. The comparison between non-fault-tolerant and the equivalent fault-tolerant circuits showed that the fault-tolerant design will have a lower logical error rate. It was also shown that the error rate of the circuit was influenced by the choice of the state sampled at the circuits output, observing that Pauli gate errors had less dramatic effect on the output distribution, when sampling from an equi-probable superposition of logical states.

Wilsch et. al. compared various devices [17], showing that the fault tolerance criterion was only satisfied when certain types of underlying errors are present in the hardware, such as preparation and measurement errors of the IBM devices. However, the dominance of decoherence errors in the spin qubit device meant that it failed to demonstrate fault tolerance, despite applying a similar scheme. Further investigations in [18] and [19] conclude that the overall performance improvement attained by the QECC coded scheme can be explained by the low circuit overheads involved in applying
the most error-prone gates, namely two-qubit gates, in the logical code space.

Against this backdrop, in this contribution we investigate the [4, 2, 2]-encoded gate sequences using the IBM Quantum services. Implementing small-scale QECC experiments in newly available devices provides a straightforward method of verifying that the QECC is constructed of fault-tolerant circuits according to the most realistic noise model in comparison to a result obtained by simulations. Moreover, this might allow us to assess a QECC’s potential of enhancing a quantum algorithm without requiring large-scale classical simulations that meet a set of assumptions about the noise model. The results to be presented show that the [4, 2, 2] code satisfies the fault tolerance criterion, because the uncoded scheme contains a larger number of two-qubit gates. However, we observe that the error rate of the coded scheme should still be significantly lower than what is observed and should also scale with the gate sequence length. Therefore, it is concluded that Pauli gate errors do not constitute the most important source of error in terms of quantifying the ultimate fidelity of the circuit. It will also be shown that post-selection may fail to fix certain proliferated qubit preparation errors. Furthermore, the encoding circuit may be very sensitive to those gate errors, which cannot be represented by the pure Pauli gate error model or to those that cannot be mitigated by post-selection.

The structure of this paper is as follows. A fault tolerance criterion is defined for our experiments using SoA quantum processors in Section II-A. This is followed by Section II-B, where our IBM-computer experiments are described. Then the [4, 2, 2] code is presented in Section II-D, along with circuit models as well as a method of extracting the relevant error rate metrics. In Section IV we define a simple Pauli-gate error model characterized by its gate and measurement error parameters. Finally, in Section V this model is compared to the experimental results of the [4, 2, 2]-encoded gate sequences, followed by our conclusions.

Against the aforementioned background, our novel contributions are:

1) Using open-access IBMQ experiments, we show that
the [4, 2, 2] code’s state preparation and its encoded logical gates satisfy a fault tolerance criterion for certain logical gate sequences, where the uncoded physical two-qubit gate count is lower than that of its coded counterpart.

2) Our experimental results are compared to a simple error model having a small number of parameters for characterizing this QECC, which indicate the pivotal role of fault-tolerant designs in practical circuit construction.

3) We observe that the QECC scheme is highly sensitive to errors close to the input of the circuit as well to qubit preparation errors that are proliferated by the encoding circuit. We demonstrate that the fidelity of the Hadamard gate used for initializing the encoded state will lower-bound the error rate performance of the coded scheme, when the CNOT gate error is mitigated by post-selection.

4) Our results demonstrate that the trace distance measure only constitutes a reliable metric for certain QECC experiments, where the dimension of the ideal output is the same for all the sampled circuits. Stipulating this idealized experimental condition is necessary in order to maintain a consistent interpretation of the results.

II. EXPERIMENT DESIGN USING THE [4,2,2] CODE

A. QUANTUM FAULT TOLERANCE CRITERION

In this section we consider (1) a traditional definition of fault-tolerant circuits [20] and then (2) define a fault tolerance criterion more specifically suited to small-scale near-term experiments [21].

1) FAULT TOLERANT CIRCUIT DESIGN

Accordingly, we say that in a fault-tolerant circuit, an error from a single component will not overload the QECC, hence incurring zero logical errors after an error-correction step [12], [20]. By contrast, a qubit error introduced by an individual gate of a non-fault-tolerant circuit can be proliferated to a larger number of errors by the application of noiseless successive gates.

In other words, this has the effect of introducing an increased number of qubit errors into the circuit [25]. For example, when a single bit flip error $XI$ is imposed on the control qubit of a CNOT gate, it will be copied to the target qubit and consequently the higher weight error of $XX$ will be output. Therefore, in a highly connected circuit having numerous independent qubits a single qubit error may overwhelm a QECC’s error correction capability. More explicitly, a quantum circuit protected by an $[n, k, d]$ QECC is only deemed fault-tolerant if a single component error results in less than $e = (d − 1)/2$ individual qubit errors at the output of the circuit, where the code is capable of correcting $e$ errors upon using hard decisions.

Definition 1: A QECC is said to be fault-tolerant if an error occurring in a single circuit component results in either $e$ or less than $e$ individual qubit errors at the output of the circuit block [20].

This general definition can be verified either numerically or by simulation. For example, if a single component error occurs with probability $p_e$, the simulated error rate of the coded circuit block is $p_c = O(p^2)$, provided that the probability of

1Note that this example and definition assumes a simple error model relying on interdependent component errors. Definitions relying on more practical assumptions can be found in [22]–[24].

2A $[n, k, d]$ QECC encodes $k$ logical qubits into $n$ physical qubits. This has a minimum distance of $d$, and therefore is capable of correcting $e = (d − 1)/2$ individual physical qubit errors [20].

3Therefore, within this circuit block, two simultaneous component errors occur with probability $O(p^3)$, provided that the probability of a component error is independent.
a component error is independent. This is because all single component errors occurring with a probability order of $O(p)$ proliferate to qubit errors that can be corrected during an error correction step when the circuit design is fault-tolerant. However, eliminating the error from a single gate error will not remove circuit error entirely. The qubit error that cannot be corrected will occur from any configuration of two or more simultaneous gate errors. Nevertheless, a circuit that satisfies this definition of fault tolerance will exhibit an error rate improvement over the corresponding uncoded circuit, i.e $p_c < p_u$, because the uncoded scheme has an error rate with probability $O(p)$.

There are many fault-tolerant circuit designs satisfying Definition 1 [20], [26]. This framework has historically been verified using simulations, which rely on analytical error models that are assumed to imitate a real quantum processor. Using these models, diverse component error rate thresholds have been derived. Therefore, it has been shown that an arbitrarily long computation becomes possible, provided that the components operate below the maximum tolerable error rate [27]. The value of this specific error rate threshold depends both on the noise model assumed, as well as on the particular choice of the fault-tolerant technique employed, and on whether the model has been determined analytically or by simulation. Simple versions of these models rely on an unbiased depolarizing channel suffering from independent single-qubit errors [20] or from correlated errors using a general Hamiltonian framework [22]–[24].

Given that several quantum processors are accessible in the cloud, it is possible to include experimental results in the process of developing fault-tolerant QECC’s for characterizing device-specific errors. Naturally, it is desirable for the noise within the real device to be accurately characterised for the model obtained. This model may be limited to the parameters that define the most likely error patterns that occur in the device, hence making the calculations simple enough for an efficient classical simulation. The response of the fault-tolerant protocol to these parameters would also have to be known, and then the QECC can be specifically designed for the particular device considered. At this point a benchmark component error rate may be derived and bespoke hardware improvements can be recommended.

However, we have to strike a trade-off between the complexity and accuracy of the classical simulation of the noise model. In this context, it is quite challenging to infer the error rate inflicted by an individual noise source in an interconnected circuit [28]. For example, repeated activation of a specific gate may incur its own nuanced interaction or there may be multiple ways a gate incurs an error. In some cases, the gate error rates determined using the randomized benchmarking technique of [29] may exclude certain types of gate-coherence errors.5

5A coherence error can be thought of as something like a calibration error [30]. This is an over or under-rotation of the gate each time the gate is called. See Section V-B and Appendix VI-B.

2) CRITERION FOR SMALL-SCALE EXPERIMENTS

Therefore, the prediction of how a QECC will influence the estimated error phenomena rate occurring in a real device may be most straightforwardly carried out by a full experimental implementation of a QECC, which characterizes all sources of circuit errors. The methodology of [21] provides a starting point for defining fault tolerance within the constraints of near-term devices. An experiment conducted using a prototype quantum processor may be said to demonstrate fault tolerance when:

(a) the error rate of the encoded circuit $D_c$ is shown to be lower than that of its uncoded counterpart $D_u$;
(b) it is a complete circuit implementation, which includes the initial state preparation and final measurement;
(c) the output distribution of the encoded circuit is equivalent to that of the uncoded circuit;
(d) both the encoded and uncoded experiments are run on the same device.

For example, if the scheme satisfies $D_c < D_u$, it is deemed to be fault-tolerant as long as the experimental assumptions (b)-(d) are upheld. The error rate of the circuit output $D_{ac}$ is quantified in terms of the trace distance metric of the experimental outcome with respect to the ideal outcome defined in more detail in Section III.

Definition 2: A QECC demonstrates fault tolerance in a small-scale quantum experiment when it satisfies $D_c < D_u$ [21].

Directly characterizing fault-tolerant QECCs on an experimental quantum processor has a number of benefits. The results characterize the response of the QECC to the total noise model of the device [31]. Therefore, the experimental results incorporate both gate errors as well as qubit preparation and measurement errors, plus the effects of repeatedly activating components without any simplifying assumptions concerning the independence or correlation of error sources. The drawback of this however is that some coarse assumptions are required concerning the most likely source of error at the hardware level in order for the fault-tolerant protocol to be specifically optimised for the particular device at the software level. Nevertheless, the resultant benefit is that a specific characterisation of the device appears to be unnecessary for this approach. Therefore, the combination of experimental results with a simplified classical simulation may be the most convenient process of advancing the understanding of fault tolerance in QECCs for practical purposes.

B. EXPERIMENTS RELYING ON OPEN QUANTUM SOFTWARE

The results presented in this paper are obtained from the IBM Quantum cloud-based platform which provides access to a number of real quantum computers [3]. However, this methodology may also be applied to other quantum technologies relying on programmable circuits and multiple jobs per user. Figure 3 represents a schematic of the methodology used for classifying a [4, 2, 2]-encoded circuit as fault-tolerant.
The gate sequence length $L$ refers to the number of successive logical gates in the circuit that is being tested. For example, in the scenario of a QECC-protected quantum algorithm, the sequence length $L$ would correspond to the number of gates in the circuit. The total circuit depth is given by the number of physical gates required for the implementation of the QECC applied to the qubit register plus that of the required logical gates. To elaborate, this encompasses both the encoding circuit as well as the physical gates that implement each individual logical gate. Therefore, the total physical gate count of the circuit corresponds to the circuit that is directly implemented in the hardware.

Accordingly, a unique gate sequence is generated for a sequence length $L$ and the corresponding physical circuit is then constructed for both the uncoded and encoded scheme. The encoded version includes both the encoding circuit and the corresponding physical circuit that is being tested. For example, in the scenario of a QECC-protected quantum algorithm, the sequence length $L$ would correspond to the number of gates in the circuit. The total circuit depth is given by the number of physical gates required for the implementation of the QECC applied to the qubit register plus that of the required logical gates. To elaborate, this encompasses both the encoding circuit as well as the physical gates that implement each individual logical gate. Therefore, the total physical gate count of the circuit corresponds to the circuit that is directly implemented in the hardware.

Accordingly, a unique gate sequence is generated for a sequence length $L$ and the corresponding physical circuit is then constructed for both the uncoded and encoded scheme. The separate uncoded and encoded circuits are then implemented by the same hardware sequentially, represented by the pair of dashed boxes in Figure 3. The uncoded circuit is realized both by a classical simulator (denoted $\mathcal{I}$) as well as by the quantum hardware (denoted $E$) to obtain the uncoded error $D_u$. Likewise, the encoded circuit is realized by both the classical and quantum hardware to obtain the coded error rate $D_c$. An example of the full circuit for an equivalent $L = 2$ uncoded and coded gate sequence is shown in Figure 4 and Figure 5 respectively. The circuit shown in Figure 4 is represented by the dashed box at the left of Figure 3. Likewise, Figure 5 is represented by the dashed box at the right of Figure 3.

The $L = 2$ gate sequence in Figure 4 is the $H_0H_1 \circ \text{SWAP}_{0,1} \circ Z_0Z_1$ gate sequence. This includes the logical gate sequence $H_0 = \text{I} \otimes H_1$. The gate sequence $H_0H_1 \circ \text{SWAP}_{0,1} \circ Z_0Z_1$ is followed by a final measurement.

The general routine seen in Figure 3 is then applied to a selection of gate sequences, which form a sub-family that is representative of all possible gate sequences derived from the $[4, 2, 2]$-code’s gate set. The complete set of gate sequences can be defined as all possible combinations of gates from a single one up to a length of $L$ gates. If the sub-family of typical gate sequences that are representative of the complete set satisfies the fault tolerance criterion, then it can be assumed that the QECC is fault-tolerant for any circuit [21].

Both the uncoded and encoded circuits investigated rely on the same IBMQ device to keep the underlying source of error as similar as possible. The submission of the jobs to the IBMQ cloud-based platform is batched so that the encoded and

---

6 For example, a real system that requires fault tolerant gate sequences may rely on any quantum algorithms associated with long gate sequences, such as Shor’s algorithm [32].

7 The notation for the $H_0H_1 \circ \text{SWAP}_{0,1}$ gate is written according to the circuit transformation (see Figure 10) rather than its mathematical form $\text{SWAP}_{0,1}(|H_0\otimes H_1\rangle|Q_0Q_1\rangle)$. 

---
uncoded versions are run one after another to our best ability. Each device is re-calibrated and all the jobs submitted for an experiment are within the same IBMQ calibration cycle. There are however user-specific restrictions both on the number of circuits and jobs according to the user access rights and the device chosen, as well as depending on the demand for the IBMQ device at a certain time. Note that despite batching results within a calibration cycle, the parameters governing the decoherence processes in superconducting qubits will vary with time\textsuperscript{8} [34], [35]. Therefore, it is to be expected that there will be differences in results within each calibration cycle.

C. POST-SELECTION

The $[4, 2, 2]$ code of [21] provides a method whereby a pair of logical qubits $Q_0Q_1$ are encoded using four physical qubits $q_0q_1q_2q_3$, as seen in Figure 5. The $[4, 2, 2]$ code’s logical states\textsuperscript{9} are [21]:

$$
\begin{align*}
|00\rangle &\rightarrow (|0000\rangle + |1111\rangle)/\sqrt{2} \quad (1) \\
|01\rangle &\rightarrow (|1100\rangle + |0011\rangle)/\sqrt{2} \quad (2) \\
|10\rangle &\rightarrow (|0110\rangle + |0101\rangle)/\sqrt{2} \quad (3) \\
|11\rangle &\rightarrow (|0110\rangle + |1001\rangle)/\sqrt{2}. \quad (4)
\end{align*}
$$

The $[4, 2, 2]$ code is an error detection code, therefore a codeword that is found to contain an error is discarded rather than corrected. To implement this scheme in small-scale experiments, error detection is carried out with the aid of classical post-processing. Explicitly, the logical qubits $Q_0Q_1$ can be measured in the computational basis by direct measurement of the physical qubit register $q_0q_1q_2q_3$. The operation of detecting an erroneous state by the classical post-processing is straightforward, because if the outcome of the measurement is a bit-string containing an even number of 1, then it can be decoded into one of the four legitimate codewords of Eq. (1)-(4). If by contrast the measurement outcome corresponds to a bit-string with an odd parity; namely we have $1000, 0111, 0100, 1011, 0010, 1101, 1110, 0001$, then an error has occurred, hence the corresponding results can be discarded in post-selection. Therefore, if $\gamma$ is the number of accepted legitimate results and $R$ is the total number of circuit outputs, then the post-selection retention ratio $r$ is defined by

$$
r = \gamma / R, \quad (5)
$$

where $\gamma$ is equivalent to the number of outputs having even parity.

D. [4,2,2]-ENCODED STATE PREPARATION

There are several methods of ensuring that the logical state is encoded using a circuit relying on a theoretically fault-tolerant design, as presented in Section II-A1. To recap, if a single gate error proliferates through subsequent gates to an increased number of qubit errors that are not detectable according to the specific detection capability of the QECC, then the circuit design must not be deemed to be fault-tolerant [20]. For example, if a certain CNOT gate in the $[4, 2, 2]$ code’s encoding circuit has an erroneous output and this error in turn proliferates to an even number of qubit errors in the output state, then this error cannot be detected and the circuit is not fault-tolerant, as will be briefly exemplified below. Further discussions on error proliferation and fault-tolerant circuit design can be found for example in [25] and [36].

Figure 6 shows the circuit that prepares the $[4, 2, 2]$-encoded states $q_0, q_1, q_2, q_3$ representing the logical state $|00\rangle$ in Eq. (1). This circuit has a fault-tolerant design for two reasons. Firstly, the gate errors that proliferate to an odd number of errors at the output of the encoding circuit will be discarded in the post-selection operation presented in Section II-C. For example, if the CNOT gate between $(q_1, q_0)$ incurs an $XI$ Pauli error, the $X$ error on the control qubit will be proliferated by the following two CNOT gates between both $(q_1, q_2)$ as well as $(q_2, q_3)$. Hence, the output state $q_0, q_1, q_2, q_3$ will be $(|0111\rangle + |1000\rangle)/\sqrt{2}$. Since this contains an odd number of errors in each 4-tuple, the state will be discarded during the classical post-selection.

Secondly, there are some gate errors that proliferate to an even number of qubit errors and therefore cannot be detected by the classical post-selection. To detect these gate errors an additional parity check is appended between $(q_0, q_3)$ using an ancilla qubit in location $q_4$. If the result is 1 when the ancilla qubit is measured, it indicates that the intended encoded state $|00\rangle$ has not been prepared and the run should be discarded. For example, an $IX$ due to a fault in the CNOT gate between $(q_1, q_2)$ will produce the output state $(|0111\rangle + |1100\rangle)/\sqrt{2}$. This error will not be picked up during post-selection, since the number of errors is even and the state corresponds to $|01\rangle$. However, it can be spotted by the ancilla measurement. Therefore, this ancilla measurement combined with classical post-selection would render the encoder fault-tolerant, according to Definition 1 of Section II-A1. Note that the circuit in Figure 6 prepares only the $|00\rangle$ encoded

![Figure 6. Fault-tolerant circuit to prepare the $[4, 2, 2]$-encoded logical state $|00\rangle$. After the dashed line a parity check of $(q_0, q_3)$ is determined by measuring the ancilla in $q_4$. To make this circuit fault-tolerant post-selection is also applied to $q_0$ to $q_3.$](image-url)
E. ENCODED GATES

In this section we will describe the method of protecting logical gates by the [4, 2, 2] encoder. In classical communications the FEC encoded bits are modulated and may be corrupted by the channel at the output of the demodulator, which is then corrected by the FEC decoder. By contrast, in a quantum computer, the faulty logical gates inflict errors, which can be modelled by a quantum decoherence channel. To demonstrate an error detection-aided quantum computation process, rather than merely a protected quantum memory, it is necessary to apply the [4, 2, 2] code to their logical gates. There exists a set of logical gates\(^\text{10}\) whose error-free operation may be detected by the [4, 2, 2] scheme. These logical gates carry out certain logical transformations between the four legitimate encoded states of Eq. (1)-(4). Each logical operation is implemented by a set of physical gates carrying out the desired logical transformation.

The equivalent encoded and uncoded gate circuits are shown in Table 1. The [4, 2, 2]-encoded version of the gates has a physical circuit implementation that is fault-tolerant according to Section II-A1 \cite{25}. For example, applying a logical X gate to the Q\(_1\) qubit in the encoded state \(|00\rangle\) is readily shown to be equivalent to applying two X gates directly to the physical qubits \(q_0\) and \(q_1\) of the [4, 2, 2]-encoded state,\(^\text{11}\) which is shown as follows

\[
X_1|00\rangle \rightarrow X_0X_1\left(\frac{1}{\sqrt{2}}|0000\rangle + |1111\rangle\right) = |01\rangle,
\]

where \(X_1\) corresponds to the logical counterpart of an X gate applied to the logical qubit \(Q_1\). The circuit representing this gate is shown in Figure 7. Additionally, the equivalent

uncoded circuit is implemented by simply applying an X gate to the uncoded qubit \(q_1\).

The circuit of the logical Z\(_1\) gate is shown in Figure 8. This is similar to the \(X_1\) gate, but it is implemented by applying a Z gate to qubits \(q_0\) and \(q_2\) in the [4, 2, 2]-encoded state. The single logical qubit gates \(X\) and \(Z\) have different physical gate implementations, depending on which qubit in the logical state is being targeted, as seen in Table 1.

The gate referred to as \(cz_{0,1} \circ Z_0Z_1\) is shown in Figure 9. This gate is applied between \((Q_0, Q_1)\) and the uncoded version consists of a controlled-Z \((cz)\) gate followed by a Z gate acting upon both qubits. The logically equivalent coded gate can be constructed by applying four of the single-qubit gates \(S\) to the qubits \(q_0, q_1, q_2, q_3\). This has the advantage of implementing a logical two-qubit controlled-Z gate by single-qubit gates\(^\text{12}\) which has the effect of a low number of physical two-qubit gates in the encoded circuit.

Figure 10 shows the effect of applying four physical Hadamard gates to the encoded state. This is the physical circuit that implements the logical gate referred to as \(H_0H_1 \circ SWAP_{0,1}\) in Table 1. This gate has the following transformation on the uncoded qubits \(Q_0, Q_1 = |00\rangle\), giving the output:

\[
\frac{1}{2}\left(|00\rangle + |01\rangle + |10\rangle + |11\rangle\right).
\]

The uncoded circuit of Figure 10 is constituted by a pair of Hadamard gates \(H_0H_1\) followed by a SWAP gate applied to

\(^{10}\)For quantum gate definitions see \cite{20}.

\(^{11}\)The logical gates may be applied after the fault-tolerant encoding scheme described in Section II-D. Therefore the state \(|00\rangle\) is deemed error-free and the ensuing legitimate logical transformation applied to the code-word state will not result in error.

\(^{12}\)The \(cz_{0,1}\) gate can be implemented alone by applying the Z gates to the encoded scheme with the physical gates \(S_0S_1S_2S_3 \circ Z_1Z_2\).
(\(Q_0, Q_1\)). The SWAP gate has the effect of exchanging the position of two qubits \(|xy\rangle \rightarrow |yx\rangle\) and is implemented using three CNOT gates [20].

There are several ways of applying a CNOT gate to the qubits \((Q_0, Q_1)\) for the \([4, 2, 2]\) code [21]. Applying a SWAP gate between qubits \((q_0, q_1)\) in the encoded state has the effect of a logical CNOT gate, but this is not a fault-tolerant circuit according to Section II-A1. A way around this is to apply a virtual SWAP gate between \((q_0, q_1)\) by switching the qubit positions in post-processing. Finally, with the aid of an additional ancilla qubit it is possible to use SWAP gates, but the excessive overheads of this circuit makes it less practical.

**III. CIRCUIT ERROR RATE EVALUATION**

The error rate of the circuit output is determined by quantifying the trace distance between the non-ideal experimental results and the ideal outcome distribution [21]. This is the most practical metric that may be determined experimentally since it is operationally efficient, when the scale of the experiment is restricted by the number of available circuit activation’s. The trace distance is obtained by measuring the final state at the circuit output in the computational basis. This gives a non-ideal noisy probability distribution, which is then compared to a classically simulated ideal distribution for the same circuit. Therefore, a low trace distance is desirable, since this corresponds to a circuit having a lower error rate. This procedure is repeated separately for both the encoded and equivalent uncoded scheme. This allows the error rates to be compared and the fault tolerance criterion \(D_c < D_u\) to be evaluated for that particular circuit, following Definition 2 of Section II-A2.

Let \(p\) be the ideal output distribution extracted from a classical circuit simulator and \(\bar{p}\) be the direct measurement outcome gleaned from the IBMQ device. For the uncoded scheme let the ideal probability distributions be denoted by \(P^u\). This is the probability distribution over the set of possible outputs, when the qubits \(Q_0Q_1\) are measured, namely \(00, 01, 10, 11\). The error-prone experimental circuit produces a different probability distribution \(\bar{P}^u\) over the same possible outcomes \(00, 01, 10, 11\). Then the error rate \(D_u\) of the circuit output for the uncoded scheme is given by

\[
D_u = \frac{1}{2} \sum_i |p^u_i - \bar{p}^u_i|,
\]

where \(i\) is the index of the set of possible outcomes. The error rate \(D_c\) for the encoded scheme is given by the same method:

\[
D_c = \frac{1}{2} \sum_i |p^c_i - \bar{p}^c_i|,
\]

where \(p^c\) and \(\bar{p}^c\) are the ideal and non-ideal experimental results respectively, over the 16 possible outcomes for \(q_0q_1q_2q_3\).

**IV. EXPERIMENTAL PARAMETERS**

It is anticipated that two-qubit gates will have a more significant contribution to the overall error rate of the circuit, which is currently reflected in the benchmarked device metrics [37]. Therefore, we seek to investigate whether the fault tolerance criterion is satisfied, because there is a larger number of two-qubit gates in the uncoded scheme [18], [19]. It will only become clear which the most critical parameters are after assessing the overall device noise effects. Nevertheless, in this section we assign dedicated parameters to the single gate error \(e_1\) and to the two-qubit gate error \(e_2\) as well as to the measurement error \(P_m\) using a simple Pauli error model\(^{13}\) [11], [20].

**A. ERROR RATE ASSOCIATED WITH A SINGLE PARAMETER**

The associated measurement error can be accounted for by an independent qubit error channel having a single parameter. Let us consider the measurement error in a two-qubit register reminiscent of the uncoded scheme. Let us denote the probability of a single qubit read-out error by \(0 < P_m < 1\). If the intended measurement outcome is \(00\) but instead either \(01\) or \(10\) are measured, then we can say that a single qubit is measured incorrectly with probability \(P_m(1 - P_m)\). Likewise, the measurement outcome is \(11\) with probability \(P_m^2\), since two qubits are simultaneously read out incorrectly. Then the total error rate becomes:

\[
\mathcal{E}_M = 1 - (1 - P_m)^2 = 2P_m - P_m^2.
\]

By the same reasoning, the corresponding encoded scheme will have an error rate according to the measurement of 4-qubit strings followed by the action of post-processing. All the odd numbers of qubit errors will be spotted and discarded by the post-selection. Therefore, \([4, 2, 2]\)-encoded scheme incurs an error rate of \(6P_m^2(1 - P_m)^2\) after post-selection according to the associated simultaneous two-qubit errors.

**B. ENCODER GATE ERROR**

Unless the error in the encoding circuit can be perfectly corrected or the run may be discarded, the error rate of the encoded scheme will be lower bounded by the residual encoder error. The ancilla measurement between \((q_0, q_3)\) of Figure 6 does not have a straightforward implementation based on the device layouts shown in Figure 1 and Figure 2. Therefore, the ancilla measurement is excluded how the experiments presented in the next section. This means that the encoding circuit implemented does not have a fault tolerant design satisfying Definition 1 of Section II-A1.

Let us assume that the error imposed by each gate may be modelled by a symmetrical Pauli error channel. A CNOT gate modelled by a two-qubit depolarizing channel outputs \(IX, YI, YX, ZZ \ldots\) after the normal functioning of the gate (see [25], [36] and Appendix VI-A). Each error has a probability of \(e_2/15\), since there are 15 combinations of \([X, Y, Z, I]\) excluding \(I\) representing the identity operation

\(^{13}\)This method is comparable to those numerical methods, where the gate errors are modelled independently by a Pauli error channel [25], [36]. Each gate error is treated as an independent error event, whereby the proliferation of qubit errors is mitigated by decoding. Therefore, each circuit block that is completed by an error correction step may be deemed fault tolerant.
that has no effect. The resultant gate error rate of the encoding circuit seen in Figure 6 is \( \tilde{E}_E = \epsilon_1 + 3\epsilon_2 \) before post-selection.

Let us consider the effect of each gate separately. Any \( X, Y, Z \) error occurring after the Hadamard gate with probability \( \epsilon_{1/3} \) will be proliferated by the following CNOT gates to a state with the outcome distribution of \( |00\rangle \) in Eq. (1). Therefore, this error can be ignored. Let us assume that the first CNOT gate between \( (q_1, q_0) \) of Figure 6 has error probability of \( \epsilon_2 \). The phase flip errors \( IZ, ZI, ZZ \) occurring with probability \( 3\epsilon_2/15 \) can be ignored, since an odd-weight \( Z \) error is not detectable in the \( |00\rangle \) state during post-selection and an even weight \( Z \) error will cancel one another. In addition, all other depolarizing error combinations on this gate will result in an odd number of qubit errors, which will be discarded during post-selection or return the state to \( |00\rangle \).

Therefore the final error rate of the encoding circuit will be determined by that of the CNOT gates connecting \( (q_1, q_2) \) and \( (q_2, q_3) \). Any of the \( IX, IY, ZX, ZY \) errors after the \( (q_1, q_2) \) CNOT gate will result in an even number of errors, namely in the \( |0011\rangle + |1100\rangle \) state, therefore the error arising from this gate that cannot be detected occurs with a probability of \( 4\epsilon_2/15 \). Any other error combinations applied to this gate will result in an odd number of errors that can be removed by post-selection. Likewise, the \( (q_2, q_3) \) CNOT gate of Figure 6 will also contribute \( 4\epsilon_2/15 \) to the final error rate. Therefore, when considering gate errors modelled by the depolarizing channel it is expected that the encoding circuit will contribute \( 8\epsilon_2/15 \), when the additional ancilla measurement is not implemented. Note that if the device layout is suitable for realizing the fully fault-tolerant circuit of Figure 6 (which includes the ancilla parity check), then theoretically all possible gate errors occurring in the circuit are detectable and the above lower bound would not be applicable.

### C. CIRCUIT GATE ERROR

Let us assume that the circuit is modelled by a sequence of temporally uncorrelated noisy channels and consists of spatially uncorrelated physical gates, where \( P \) denotes the overall error rate of each physical circuit block that implements a logical gate in the sequence. Furthermore, there are \( L \) gates in the sequence, each having an error rate \( P \). According to these idealized simplifying assumptions, the overall error rate \( \tilde{E}_P \) of the gate sequence is given by

\[
\tilde{E}_P = \sum_{i=1}^{L} \binom{L}{i} P^i (1-P)^{L-i} \tag{11}
\]

and \( L P \) is the largest term corresponding to the probability of a single logical gate block in the sequence operating with an error. Let us denote the physical single-qubit gate count by \( n_1 \) and the two-qubit gate count by \( n_2 \). Furthermore, the average physical single-qubit gate error probability is denoted by \( \epsilon_1 \), regardless of the specific type of the individual gate applied. Likewise, the average two-qubit gate error probability is \( \epsilon_2 \). For example, a logical \( Z_0 \) gate is implemented using \( n_1 = 2 \) physical \( Z \) gates, each having an error rate of \( \epsilon_1 \). Then the total gate error probability attributed to each circuit block is \( P = \tilde{E}_1 + \tilde{E}_2 + \tilde{E}_1\tilde{E}_2 \), where we have

\[
\tilde{E}_1 = \sum_{i=1}^{n_1} \binom{n_1}{i} \epsilon_1^i, \quad \tilde{E}_2 = \sum_{i=1}^{n_2} \binom{n_2}{i} \epsilon_2^i. \tag{12}
\]

Table 2 shows the expected error rate of a circuit block implementing both the uncoded as well as the \( [4, 2, 2] \)-encoded scheme and the post-selected coded scheme. For example, the \( X_0 \) gate contains a single \( X \) gate for the uncoded implementation, therefore we have \( P = \epsilon_1 \). The corresponding encoding version requires \( n_1 = 2 \) physical \( X \) gates. Before post-selection \( (\gamma = 1) \) this circuit block will have an error rate of \( \tilde{E}_1 = 2\epsilon_1 + \epsilon_2^2 \). After post-selection \( (\gamma < 1) \) the odd numbers of qubit errors are removed, so it is expected that we have \( P = \epsilon_2^2 \). Since this circuit contains only single qubit gates, no qubit errors may proliferate to a larger number of errors through two-qubit gates. Additionally, the gate counts are the same for the single qubit encoded gates and \( \epsilon_1 \) represents the error probability of all individual physical gates, so by the same reasoning as that for the \( X_0 \) gate, the expected error rate attributed to the implementation of the \( X_1, Z_0, Z_1 \) gates can be derived.

### V. IBMQ EXPERIMENTAL RESULTS ASSOCIATED WITH A SIMPLE ERROR MODEL

In this section we introduce three experiments. Each experiment relies on random sequences from the \([4, 2, 2]\)-encoded gate set; \( \{X_0, X_1, Z_0, Z_1, cz_{0,1} \circ Z_0 Z_1, H_0 H_1 \circ SWAP_{0,1}\} \). The first experiment in Section V-B shows the results of implementing Figure 3 for random sequences of a reduced gate set that excludes the \( H_0 H_1 \circ SWAP_{0,1} \) gate. In the second experiment, sequences of the \( H_0 H_1 \circ SWAP_{0,1} \) gate alone are considered and the results are discussed. This gate prepares an output state that is 4-dimensional therefore there are some considerations when deriving the error rate compared to an ideal state. The final experiment in Section V-D shows the results of random sequences of the full gate set. Before we discuss the experiment results, let us consider the trace distance bounds in a ‘worst case’ circuit noise scenario.

### A. TRACE DISTANCE BOUNDS

Consider the scenario where the only source of circuit error is the depolarizing channel. In the ‘worst case’ scenario the probability of error is \( \xi = 1 \) meaning that the experimental gate is set to zero and the depolarizing channel is set to one with a probability of \( \xi \). In this case the total probability of the circuit is given by

\[
\tilde{E}_P = \sum_{i=1}^{L} \binom{L}{i} \xi^i (1-\xi)^{L-i} \tag{11}
\]
circuit output is always the totally mixed state [20]

\[
\frac{1}{4} = \frac{1}{4} \sum_{i=1}^{4} |i\rangle \langle i| .
\]

(13)

This can be thought of as a randomized output, where the desired state has been totally corrupted by circuit error. In this case, the uncoded experimental output distribution \(\tilde{p}^u\) is of the form:

\[
\tilde{p}_j^u = \frac{1}{4} \quad \forall \quad j = \{00, 01, 10, 11\},
\]

(14)

where each measurement outcome is equi-probable.

First let us compare this to the class of circuits, where the ideal circuit output is 1-dimensional, so \(p_i^u = 1\) for any \(i = \{00, 01, 10, 11\}\). The dimension of the output state is determined by the selected gate sequence, namely by the specific state which that particular set of gates gives rise to.

For example, if the circuit prepares \(Q_0 Q_1 \equiv |00\rangle\) and then applies the gate \(X_1\), the output becomes:

\[
|00\rangle \xrightarrow{X_1} |01\rangle.
\]

(15)

In this case the ideal noiseless output generated by the classical simulator is:

\[
p_i^u = 1, \quad p_i^u = 0 \quad \forall \quad i = \{00, 01, 10, 11\}.
\]

(16)

When the ideal circuit output is given by Eq. (16) but Eq. (14) is the measured experimental distribution, the error rate becomes

\[
D_u = \frac{1}{2} \left( |p_i^u - \tilde{p}_i^u| + 3 |p_i^u - \tilde{p}_i^u| \right) = 0.75
\]

(17)

by Eq. (8).

Now, consider the logically equivalent scenario for the \([4, 2, 2]\)-encoded scheme. This is the encoded equivalent to the circuit in Eq. (15) and generates the output state \(|01\rangle = (|1100\rangle + |0011\rangle) / \sqrt{2}\) given in Eq. (2). Therefore, the ideal output of the noiseless classical simulation is

\[
p_i^c = \frac{1}{2}, \quad p_i^c = 0 \quad \forall \quad i = \{0000, 1111, 0101, 1010, 0110, 1001\}.
\]

(18)

When \(\xi = 1\), the experimental circuit output is of the state I/16. After post-selection, we have

\[
\tilde{p}_j^c = \frac{1}{8} \quad \forall \quad j = \{0000, 1111, 0101, 1010, 0110, 1001, 1100, 0011\},
\]

(19)

where the probability of each legitimate codeword is identical and it is normalised by the post-selection ratio of \(r = 1/2\). Then according to Eq. (9) the upper bound for the error rate of the encoded scheme is the same as that of the uncoded version, namely

\[
D_c = \frac{1}{2} \left( 2 |p_i^c - \tilde{p}_i^c| + 6 |p_i^c - \tilde{p}_i^c| \right) = 0.75.
\]

(20)

\[\text{FIGURE 11. Experimental results based on the Ibmq_Bogota device characterizing random sequences of the [4, 2, 2]-encoded gates along with those of the corresponding uncoded gate for sequence lengths L. Model parameters: samples = 60, device = ibm bogota, date= 26.05.2021, gate set= [X_0, X_1, Z_0, Z_1, cz_{0,1}, r_0 Z_0 Z_1], \ P_m = 0.02, \ \epsilon_1 : \epsilon_2 = 1 : 40, \ 3 \times 10^{-3} < \epsilon_1 < 5.5 \times 10^{-3}.}\]

B. EXPERIMENT 1: REDUCED GATE SET

Figure 11 shows the results of random \([4, 2, 2]\)-encoded gate sequences of length \(1 \leq L \leq 100\) after the initialisation of the \(|00\rangle\) encoded state, which were run on the Ibmq_Bogota device according to the method shown in Figure 3. Let us compare this to a simple model having as few as three parameters; namely the single and two-qubit gate error as well as another parameter representing the measurement error defined in Section.IV. In this section the results refer to random combinations of the reduced gate set \([X_0, X_1, Z_0, Z_1, cz_{0,1}, r_0 Z_0 Z_1]\). In this scenario, the error rate at the circuit output for the encoded scheme can be approximated analytically by

\[
\tilde{D}_u = \mathcal{E}_P + \mathcal{E}_M = \frac{L}{5} \left( 6 \epsilon_1 + \epsilon_2 \right) + 2P_m - P_m^2.
\]

(21)

Here the error rate for each circuit block \(P\) is taken to be the average gate error evaluated over the reduced gate set. This is defined by the gate error probabilities according to the physical gate count\(^{14}\) summarized in Table 2. The overall gate error rate \(\mathcal{E}_P\) is then determined by Eq. (11). In addition, the measurement error \(\mathcal{E}_M\) is defined by Eq. (10). The parameters applied in Figure 11 are approximated by the device’s same specific calibration metrics provided by IBMQ [3] for the device within the calibration cycle the experiment was run in. These metrics are taken as general guide, but they must be applied with some caution [38]. Moreover, the fitting of the model to the experimental results does not represent an accurate calibration of the device noise, since the model is incomplete. For example, the parameter \(P_m\) may encompass some state preparation error in this model, therefore it does

\(^{14}\)For example, using the gate error probabilities according to the physical gate count in Table 2, the average uncoded error rate of the reduced gate set is \(\tilde{P} = \frac{\epsilon_1}{4} + \frac{\epsilon_2}{4}\). Inserting this into Eq. (11) gives \(\mathcal{E}_P = \frac{L}{5}(\frac{3}{4}\epsilon_1 + \frac{1}{4}\epsilon_2)\), when only considering the largest terms.
not accurately represent the scale of measurement error in the device. Nevertheless, the uncoded model gives a reasonable approximation of the increase in error rate with the gate sequence length. Therefore, it may be reasonable to assume that two-qubit gates constitute the dominant source of the uncoded error, and therefore it may be deemed plausible that the fault tolerance criterion \( D_c < D_u \) is satisfied by the post-selected scheme associated with \( r < 1 \) for sequence lengths of \( L > 10 \).

The \([4,2,2]\)-encoded scheme operating without post-selection\(^\text{15}\) and represented by \( r = 1 \) includes the gate errors of the encoding circuit (without post-selection) as well as both the gate and measurement errors. Under these assumptions, and upon considering the largest terms, the analytical error rate of the output becomes:

\[
\mathcal{E}_E + \mathcal{E}_P + \mathcal{E}_M = \epsilon_1 + 3\epsilon_2 + L\left[\frac{12}{5} \epsilon_1 + 2\epsilon_2^2\right] + 4P_m - 6P_m^2,
\]

(22)

which applies the same metrics as the uncoded scheme. In this equation, \( \mathcal{E}_P \) is derived by the same method as that used for the uncoded scheme. However, in this case \( \mathcal{E}_P \) is calculated using the average gate error of the coded logical gate set (when \( r = 1 \)). The physical gate count for the coded scheme is summarized in Table 2. The upper bound gives a reasonable approximation of the experimental results. However, it is clear that the model of the post-selected (\( r < 1 \)) scheme is overly optimistic for comparison with the results obtained from the \textit{Ibmq Bogota} device. The \([4,2,2]\)-encoded scheme relying on post-selection is approximately characterized by:

\[
\tilde{D}_c = \frac{8\epsilon_2}{15} + L2\epsilon_2^2 + 6P_m^2,
\]

(23)

which is lower-bounded by the post-selected encoder error, namely by \( \mathcal{E}_E \rightarrow 8\epsilon_2/15 \), as described in Section IV-B. This error floor is owing to the residual two-qubit gate errors in the encoding circuit that cannot be detected during post-selection. However, this assumption is not consistent with the experimental results in Figure 11, which exhibit an error rate that is almost an order of magnitude higher than this, closer to \( D_c \approx 0.07 \).

It is not unexpected that the experimental results will deviate from this simple model, since we can assume that many parameters are required for accurately characterising the time-variant behaviour of the device during each consecutive circuit execution. Additionally, both temporal and spatial independence has been assumed for all circuit components, which represents a simplistic model of a real device. Nevertheless, since the error rate of the \([4,2,2]\)-encoded gate sequence does not increase with the gate sequence length \( L \), it may be surmised that the error of the encoding circuit outweighs that of the encoded gate sequence. In addition, the encoding circuit may contain more significant errors than just two-qubit gate errors. Let us consider this interpretation further.

However, this model excludes qubit preparation errors, which may occur before the circuit is activated, while initializing the qubit register. A qubit preparation error occurring before the encoding circuit will be proliferated by the subsequent CNOT gates to a logical error that cannot be detected in the post-selection phase implemented in this scheme. For example, an \( X \) error imposed on \( q_2 \) before the encoding circuit seen in Figure 5 would result in the preparation of the \|01\rangle\) state, rather than the intended \|00\rangle\). If the preparation error \( P_p \) was modelled as a single-parameter channel as described in Section IV-A, this error would contribute a term on the order of \( \mathcal{O}(P_p) \) to the encoded error rate, hence resulting in an excessive lower-bound according to \( p \). In addition, the uncoded scheme will also have an error rate on the order of \( \mathcal{O}(P_p) \). Note that it is expected that this error would be discarded, if the full circuit of Figure 6 is implemented.

This model also excludes detuning or gate-coherence errors. A simple calibration error can be thought of as an inaccurate rotation of the gate’s output state, effectively imposing the same error each time the gate is activated. Since this error is systematic, it will rapidly escalate if the gate is used repeatedly. This raises the dilemma whether it could be mitigated by re-calibrating the gate rotation. Alternatively, it may be hypothesized that there is a random fluctuation in the gate output’s rotation within a certain range and therefore re-calibration of the gate may only have a limited effect. Note that the average error rate of the Hadamard gate (\( \epsilon_1 \)) does not represent the contribution of a gate-coherence error to the final error rate, because it is not encompassed by the Pauli error model considered here. See Appendix VI-B for a further explanation of errors that may not be accounted for in the error model considered here.

It is quite plausible that this affects the weighting of the superposition of the encoded state \|00\rangle\), rather than influencing an individual qubit error detectable in post-selection. Therefore, when determining the statistical distance between the non-ideal experimental results and an ideal output distribution of quantifying the error rate, the weighting of the superposition in the experimental encoded state must be close to the ideal one, otherwise the difference of the two distributions would cause a high error floor. This may be straightforwardly resolved by user-calibrated gate pulses relying on a hybrid classical-quantum algorithm without the need for fully characterizing the circuit noise.

\[\text{C. EXPERIMENT 2: SINGLE GATE}\]

Figure 12 portrays the trace distance for the output states vs. the gate sequence length \( L \), where the \( H_0H_1 \circ \text{SWAP}_{0,1} \) logical gates are applied \( L \) times after the initialisation of the \|00\rangle\) \([4,2,2]\)-encoded state. When an even number \( L \) of gates is applied, the output state generated is

\[
[H_0H_1 \circ \text{SWAP}_{0,1}]^{\otimes L}|00\rangle \rightarrow |00\rangle,
\]

(24)

\(^{15}\)The \([4,2,2]\)-encoded scheme without post-selection is considered here to compare the error rate before and after error detection, as well as to evaluate the error model proposed.
since the effect of applying an even number of the same gate results in the identity operation. An odd number $L$ of this gate, namely the $H_0H_1 \circ \text{SWAP}_{0,1}$ gate, will prepare the equiprobable 4-dimensional state $[H_0H_1 \circ \text{SWAP}_{0,1}]^\otimes L |00\rangle \rightarrow \frac{1}{2} \left( |00\rangle + |01\rangle + |10\rangle + |11\rangle \right).$ (25)

This is denoted by $|++\rangle$ in Figure 12. The figure shows that the circuits, which produce the output state $|00\rangle$ have an increasing trace distance vs. the gate sequence length $L$ and the circuits that generate the 4-dimensional state of Eq. (25) have a gently decreasing trace distance with the gate sequence length.

Let us consider the trace distance for a 4-dimensional output state of the depolarizing channel, as described previously for the 1-dimensional output state in Section V-A. The circuit of Eq. (7) generates a 4-dimensional ideal output state, given by $p^u_i = \frac{1}{4} \forall i = \{00, 01, 10, 11\}. $ (26)

The trace distance between this state and the totally mixed state of Eq. (14) is $D_a = \frac{1}{2}(4|p^u_i - \tilde{p}^u_i|) = 0. $ (27)

To interpret this effect in more detail, since the ideal state in Eq. 26 and the totally corrupted ‘worst case’ noisy state in Eq. (14) are identical, the statistical trace distance between these states is zero. Therefore, when the ideal state is 4-dimensional, the error rate tends to $D_a \rightarrow 0,$ if the depolarizing noise affecting the experimental state obeys $\xi \rightarrow 1.$ This explains the unexpected trend as to why the error rate may decrease even though the system error tends to become more prevalent. This trend is also seen for the logical 4-dimensional state in the encoded scheme.

Again, these trends are specific to the 4-dimensional output state. However, in general, the dimension of the output state will determine the upper bound of the trace distance. For example, consider a circuit where the 2-dimensional superposition state $(|10\rangle + |01\rangle)/\sqrt{2}$ is output, described by $p^u_{01,10} = \frac{1}{2}, \quad p^u_i = 0 \quad \forall \ i = \{00, 11\}. $ (28)

Let us employ the same reasoning to that in Eq. 27. When the depolarizing channel noise has its ‘worst case’ values associated with $\xi = 1,$ the measured experimental outcome is the totally corrupted state described by Eq. (14). Then, in the noisiest scenario the uncoded error rate of Eq.(8) becomes;

$$D_a = \frac{1}{2}(2|p^u_{01,10} - \tilde{p}^u_1| + 2|p^u_i - \tilde{p}^u_i|) = 0.5.$$ (29)

Therefore, when the ideal state is 2-dimensional, the error rate tends to $D_a \rightarrow 0.5$ as the depolarizing noise increases. Therefore, according to Eq. 27 and Eq. 29, the dimension of the circuit output should be carefully considered, when assessing whether the fault tolerance criterion is satisfied.

Figure 12 demonstrates that the dimension of the output state will affect whether the circuit can or cannot satisfy the fault tolerance criterion. For example, the fault tolerance criterion of $D_c < D_a$ is only satisfied, when an even number of the $H_0H_1 \circ \text{SWAP}_{0,1}$ gates are applied and the output state is 1-dimensional. The uncoded version of this gate has a SWAP operation, which is implemented with the aid of 3 CNOT gates, while its $[4, 2, 2]$-encoded version is implemented with the aid of single qubit gates, as shown in Table 1. Therefore, Figure 12 shows the trend that $D_a \rightarrow 0.75$ as $L \rightarrow 100$ only for even $L,$ where the circuit output is $|00\rangle.$ The corresponding encoded scheme has an error rate, which satisfies $D_c < D_a,$ since the encoded circuit predominantly consists of single-qubit gates. However, when the output state is 4-dimensional, the reverse trend is observed. Since the uncoded scheme contains a large number of the noisiest gate, namely CNOT gates, the output state becomes more corrupted. However, this has the effect of mitigating the error rate as intimated in Eq. (27). The logically equivalent state of the encoded scheme contains only single qubit gates, yet we have $D_c > D_a.$ Therefore, for the fault tolerance criterion to be assessed, the gate sequences may be modified for ensuring that each circuit outputs a 1-dimensional state.

D. EXPERIMENT 3: FULL GATE SET

Figure 13 and Figure 14 show the results of random gate sequences of the full $[4, 2, 2]$-encoded gate set

In the case where the gate sequence accumulates to an identity operation, the full gate sequence of length $L$ should still be implemented in the circuit. This is for ensuring that the experimental results show the effect of increasing the number of physical gates in the circuit with the sequence length. To do this in IBMQ experiments, the user should specifically select the compiler setting to avoid automatically simplifying the gate sequence to the most economical circuit.
The results of Section V-D, do not lead to consistent conclusions, when grouping together circuits with ideal output states of different dimensions upon using the trace distance for evaluating the fault tolerance criterion. Despite this, [4, 2, 2]-encoded gate sequences satisfy the fault tolerance criterion for the full gate set due to the inclusion of a larger number of the noisiest gates in the uncoded scheme. The encoded performance may be further improved, when aiming for mitigating either state preparation or gate-coherence errors by the post-selection mechanism. This may leave space for a combined classical and quantum machine learning approach, whereby the device errors are estimated and mitigated for circumventing the need for a comprehensive characterisation of the device.

An accurate noise model that encompasses all sources of errors will require many parameters, especially for numerous qubits and long gate sequences considering a range of different coherent and incoherent errors. However, such a noise model may become excessively complex, in particular, when it encompasses unique correlated error patterns. In conclusion, the results of Figure 11, Figure 13 and Figure 14 are summarized at a glance in Table 3.

### APPENDIX

#### A. THE DEPOLARIZING CHANNEL

The depolarizing quantum channel may be viewed as a quantum-domain relative of a classical binary symmetric channel [20], where the qubit error can be either a bit-flip (X), a phase-flip (Z) or a combination of both (Y). Each error-events are equally likely, when it is assumed that the channel is symmetric (or unbiased). These errors can be thought of as the application of a Pauli operator to the qubit state. A single-qubit depolarizing channel is characterized by

\[
\mathcal{E}(\rho, p) = (1 - p)\rho + \frac{p}{3}(X\rho X + Y\rho Y + Z\rho Z),
\]

where \(\rho\) is the initial quantum state. The qubit remains intact with probability \((1 - p)\) and it is depolarized with probability \(p\), where each type of Pauli error occurs with probability \(p/3\). If we substitute \(p = \frac{3}{4}\xi\) in Eq. (30), then we have:

\[
\mathcal{E}(\rho, \xi) = (1 - \frac{3}{4}\xi)\rho + \frac{\xi}{4}(X\rho X + Y\rho Y + Z\rho Z),
\]

which is equivalent to

\[
\mathcal{E}(\rho, \xi) = \frac{I}{d}\xi + (1 - \xi)\rho
\]
for a $d$-dimensional quantum system, where $d = 2$ for a single qubit state and $d = 2^n$ for an $n$-qubit state. This has a slightly different interpretation from Eq. (30). It can be interpreted by assuming that the initial state $\rho$ is replaced with the maximally mixed state $I/2$ with probability $\xi$ and left untouched with a probability $(1 - \xi)$, for $p \leq \frac{3}{4}$. The totally mixed state describes the state of a system, completely corrupted by noise or 'totally randomized'.

A $d$-dimensional quantum system that is completely mixed is described by

$$I_d = \frac{1}{d} \sum_{i=1}^{d} |i\rangle\langle i|,$$

regardless of its initial state $\rho$. This has the geometrical interpretation as the centre of the Bloch sphere, which gives rise to a measurement outcome distribution, where all possible measurement outcomes are equi-probable and the state of the qubit is not known.

The action of the depolarizing channel can be explained as follows. In general, if there are $J$ individual operators in the channel and $N$ qubits are sent over the channel, then there are $J^N - 1$ channel operators excluding the operator associated with $N$ identity operators. For example, for $N = 2$ qubits subjected to $J = 4$ operators $\{X, Y, Z, I\}$, there are $2^4 - 1 = 15$ operators excluding $II$. These are applied with a probability of $\epsilon/(J^N - 1)$, except in the case of no errors (i.e $II$), which occurs with a probability of $1 - \epsilon$.

### B. COHERENT ERROR INSERTION

What are the most critical parameters when assessing a noise model? A tangible hypothesis is that rather than encountering a symmetric depolarizing noise channel, the device error is biased towards phase-flip errors ($Z$) rather than bit-flip errors ($X$). This is because the physical process of a phase-flip error is in a more direct interaction with the environment. However, there may be many parameters that accurately characterize a qubit that are not accounted for by the Pauli error model.

For example, a simple calibration error may be viewed as an over-rotation (or under-rotation) of a gate which has the same value each time the gate is activated. When this is systematic, the error is accumulated if the gate is used repeatedly and in theory can be resolved by improving the accuracy of the calibration of the gate rotation. Another type of gate error is constructed by dephasing errors. This varies randomly between each activation of the gate and it tends to be dependent on the time required to complete the associated operation. A leakage error is incoherent. This occurs when a qubit is relaxed from $|0\rangle$ to $|1\rangle$ at a probability of $p$. Crosstalk errors occur in two-qubit gates, which occur owing to the interactions between the target system connecting systems and they are also excluded from a traditional model of independent component errors [37].

Figure 15 and Figure 16 show the results of inserting a rotation error $\theta$ in the encoding circuit before a random sequence of coded gates. This is demonstrated by the circuit shown in Figure 17. Figure 15 shows that as the rotation is increased, the error floor of the coded scheme is also increased. The opposite trend is seen in Figure 16. Therefore it may be concluded that this experiment is not robust to an over-rotation (or under-rotation) of the gate in the location...
shown in the circuit of Figure 17. Additionally, this error cannot be significantly mitigated by post-selection.

C. OTHER ENCODED STATES

Apart from the circuit in Figure 6, other states that can also be directly prepared using the [4, 2, 2] code, which are:

\[
\begin{align*}
|0+\rangle &= (|00\rangle + |11\rangle)|00\rangle + |11\rangle)/\sqrt{2} (34) \\
|\phi^+\rangle &= (|00\rangle + |11\rangle)|00\rangle + |11\rangle)/\sqrt{2}. (35)
\end{align*}
\]

The circuit preparing the $|0+\rangle$ state in Eq. (34) is shown in Figure 18. In this circuit there are two possible scenarios if either of the CNOT gates impose an error. Either it will result in a single qubit error, which can be picked up by post-selection, or the error will not affect the correctly prepared state. For example, an XX Pauli error after the CNOT gate between $(q_2, q_1)$ has no effect on the output distribution;

\[
|0+\rangle = (|0000\rangle + |1111\rangle + |1100\rangle + |0011\rangle)/2, (36)
\]

since $|0000\rangle$ and $|0011\rangle$ are interchangeable. The circuit preparing the $|\phi^+\rangle$ state shown in Figure 19 is also fault-tolerant following a similar reasoning to that for Figure 18.

ACKNOWLEDGMENT

The authors acknowledge the use of IBM Quantum services for this work.

REFERENCES


ROSIE CANE received the B.Sc. degree (Hons.) in physics and maths from The Open University, U.K., in 2015, and the M.Sc. degree in wireless communications from the University of Southampton, in 2017, where she is currently pursuing the Ph.D. degree with the Next-Generation Wireless Research Group, School of Electronics and Computer Science. Her research interests include quantum computation and quantum information theory, quantum communications, and quantum error correction codes.

DARYUS CHANDRA (Member, IEEE) received the M.Eng. degree in electrical engineering from Universitas Gadjah Mada, Indonesia, in 2014, and the Ph.D. degree in electronics and electrical engineering from the University of Southampton, U.K., in 2020. He was a Research Fellow with the Future Communications Laboratory, University of Naples Federico II, Italy. He is currently a Research Fellow with the Next-Generation Wireless Research Group, University of Southampton. His research interests include classical and quantum error correction codes, quantum information, and quantum communications.

SOON XIN NG (Senior Member, IEEE) received the B.Eng. degree (Hons.) in electronic engineering and the Ph.D. degree in telecommunications from the University of Southampton, Southampton, U.K., in 1999 and 2002, respectively.

From 2003 to 2006, he was a Postdoctoral Research Fellow working on collaborative European research projects, known as SCOUT, NEWCOM, and PHOENIX. Since August 2006, he has been a member of academic staff with the School of Electronics and Computer Science, University of Southampton, where he is currently an Associate Professor in telecommunications. He is involved in the OPTIMIX and CONCERTO European projects, and the IU-ATC and UC4G projects. His research interests include adaptive coded modulation, coded modulation, channel coding, space-time coding, joint source and channel coding, iterative detection, OFDM, MIMO, cooperative communications, distributed coding, quantum error correction codes, and joint wireless- and-optical-fiber communications. He has published over 200 articles and coauthored two John Wiley/IEEE Press books in this field. He is also a Chartered Engineer and a fellow of the Higher Education Academy, U.K.

LAJOS HANZO (Life Fellow, IEEE) received the degree in electronics in 1976 and the Ph.D. degree in 1983.

During his 42-year career in telecommunications, he has held various research and academic posts in Hungary, Germany, and U.K. Since 1986, he has been with the School of Electronics and Computer Science, University of Southampton, U.K., where he currently holds the Chair in telecommunications. From 2008 to 2012, he was a Chaired Professor with Tsinghua University, Beijing. He has successfully supervised 119 Ph.D. students, coauthored 19 John Wiley/IEEE Press books on mobile radio communications totaling in excess of 10,000 pages, published more than 1900 research entries at IEEE Xplore, acted both as the TPC and the general chair of IEEE conferences, presented keynote lectures, and has been awarded a number of distinctions. Currently, he is directing the 100-Strong Academic Research Team, working on a range of research projects in the field of wireless multimedia communications sponsored by industry, the Engineering and Physical Sciences Research Council (EPSRC) U.K., the European Research Council’s Advanced Fellow Grant, and the Royal Society’s Wolfson Research Merit Award. He is an enthusiastic supporter of industrial and academic liaison and he offers a range of industrial courses. He is a fellow of the Royal Academy of Engineering, the Institution of Engineering and Technology, and the European Association for Signal Processing. In 2009, he was awarded the honorary doctorate Doctor Honoris Causa by the Technical University of Budapest. He is also the Governor of the IEEE VTS. From 2008 to 2012, he was the Editor-in-Chief of the IEEE Press (For further information on research in progress and associated publications please refer to http://www.wireless.ecs.soton.ac.uk).

* * *