Impact of adiabatic logic families on the power-clock generator energy efficiency

Maheshwari, Sachin and Kale, Izzet (2019) Impact of adiabatic logic families on the power-clock generator energy efficiency. In 15th Conference on Ph.D Research in Microelectronics and Electronics (PRIME). pp. 25-28 .

Abstract

Due to the low-power requirement by devices deployed in Near Field Communication (NFC) application operating at low frequencies, adiabatic logic is a good candidate for their implementation and can be used to reduce energy consumption. Adiabatic logic works using an AC power-clock supply. However, generating the AC power-clock increases the energy consumption of the complete adiabatic system. A lot of work has been done on generating the AC power-clocks using resonant circuits and a handful by using the stepwise capacitor based circuit. But the literature lacks the study of the impact of adiabatic logic families’ on the power-clock generator energy dissipation and efficiency. In this paper, we investigate the effect of adiabatic logic families working with 4-phase power-clock generators designed using a 2-StepWise Charging (SWC) circuit. The analysis of the energy dissipation for single power-clock is done taking into account the parasitic resistance and capacitance of the adiabatic logic and power-clock network. Experiments based on simulation results show that the adiabatic logic families’ impacts both the energy consumption and efficiency of the complete adiabatic system.

This record has no associated files available for download.

Contributors

Download statistics