The University of Southampton
University of Southampton Institutional Repository

Some aspects of submicron CMOS technology

Some aspects of submicron CMOS technology
Some aspects of submicron CMOS technology

Scaled submicron devices require shallow source and drain junctions and thin and reliable gate dielectrics for the alleviation of short-channel and hot-carrier effects. MOSFETs with elevated sources and drains can provide shallow junctions without increasing the sheet resistivity of the n+ and p+ layers and also prevent aluminium from spiking through the junctions. Nitrided oxides and re-oxidized nitrided oxides prepared by rapid thermal annealing can provide thin gate dielectrics which are more hot-carrier resistant than pure oxides.

This thesis reports on work that has been carried out by the author for the development of a twin-well CMOS technology for the fabrication of submicron MOSFETs. A selective epitaxial growth (SEG) of silicon process has been developed using a low-pressure CVD reactor to produce SEG films required for the fabrication of MOSFETs with elevated sources and drains. For the first time, thick layers of SEG films of up to about 1μm have been grown in a pure SiH_4 system at 960^oC. The quality of the SEG films was assessed by C-t measurements and TEM observations and found to be single crystalline silicon. The minority carrier life-time in the films was found to be two orders of magnitude lower than the best quality epitaxial films, yet more than 200 times higher than that of the large grain polycrystalline silicon. An excellent uniformity (±5% std.dev.) and reproducibility was achieved for this process.

The SEG films grown in the low-pressure SiH4 system were used for the fabrication of submicron n- and p-channel MOSFETs with elevated sources and drains. The CMOS devices showed comparable characteristics to those of the transistors fabricated in a standard twin-well CMOS process with the same parameters. However, short-channel effects (DIBL) were greatly reduced for the elevated S/D structures (∼2.8x reduction in punchthrough current at V_GT= 0V). (DX178954)

University of Southampton
Afshar-Hanaii, Nasser
Afshar-Hanaii, Nasser

Afshar-Hanaii, Nasser (1993) Some aspects of submicron CMOS technology. University of Southampton, Doctoral Thesis.

Record type: Thesis (Doctoral)

Abstract

Scaled submicron devices require shallow source and drain junctions and thin and reliable gate dielectrics for the alleviation of short-channel and hot-carrier effects. MOSFETs with elevated sources and drains can provide shallow junctions without increasing the sheet resistivity of the n+ and p+ layers and also prevent aluminium from spiking through the junctions. Nitrided oxides and re-oxidized nitrided oxides prepared by rapid thermal annealing can provide thin gate dielectrics which are more hot-carrier resistant than pure oxides.

This thesis reports on work that has been carried out by the author for the development of a twin-well CMOS technology for the fabrication of submicron MOSFETs. A selective epitaxial growth (SEG) of silicon process has been developed using a low-pressure CVD reactor to produce SEG films required for the fabrication of MOSFETs with elevated sources and drains. For the first time, thick layers of SEG films of up to about 1μm have been grown in a pure SiH_4 system at 960^oC. The quality of the SEG films was assessed by C-t measurements and TEM observations and found to be single crystalline silicon. The minority carrier life-time in the films was found to be two orders of magnitude lower than the best quality epitaxial films, yet more than 200 times higher than that of the large grain polycrystalline silicon. An excellent uniformity (±5% std.dev.) and reproducibility was achieved for this process.

The SEG films grown in the low-pressure SiH4 system were used for the fabrication of submicron n- and p-channel MOSFETs with elevated sources and drains. The CMOS devices showed comparable characteristics to those of the transistors fabricated in a standard twin-well CMOS process with the same parameters. However, short-channel effects (DIBL) were greatly reduced for the elevated S/D structures (∼2.8x reduction in punchthrough current at V_GT= 0V). (DX178954)

This record has no associated files available for download.

More information

Published date: 1993

Identifiers

Local EPrints ID: 462396
URI: http://eprints.soton.ac.uk/id/eprint/462396
PURE UUID: 24891675-3974-43de-a2e0-ca14a6617dc3

Catalogue record

Date deposited: 04 Jul 2022 19:07
Last modified: 04 Jul 2022 19:07

Export record

Contributors

Author: Nasser Afshar-Hanaii

Download statistics

Downloads from ePrints over the past year. Other digital versions may also be available to download e.g. from the publisher's website.

View more statistics

Atom RSS 1.0 RSS 2.0

Contact ePrints Soton: eprints@soton.ac.uk

ePrints Soton supports OAI 2.0 with a base URL of http://eprints.soton.ac.uk/cgi/oai2

This repository has been built using EPrints software, developed at the University of Southampton, but available to everyone to use.

We use cookies to ensure that we give you the best experience on our website. If you continue without changing your settings, we will assume that you are happy to receive cookies on the University of Southampton website.

×