The University of Southampton
University of Southampton Institutional Repository

Topologies for programmable analogue circuits

Topologies for programmable analogue circuits
Topologies for programmable analogue circuits

Modern VLSI design has always tried to shorten the design cycles for digital and analogue circuits. This effort has been very successful over the past years for digital integrated circuits, through the development of FPGAs (Field Programmable Gate Arrays) and appropriate CAD methodologies to suit the design flow. Although a very low paced development, for the analogue circuits due to complexities in the analogue domain, the role of Field Programmable Analogue Arrays (FPAAs) to enable rapid prototyping and testability of an analogue design solution has been realised by the industry. Hence, different types of programmable analogue circuits, have been developed to suit specific applications. But none of these FPAAs have actually addressed the problems of choosing an appropriate analogue building block, an architecture and the routing strategies between them. Hence, this research focuses on the "Topologies for Programmable Analogue Circuits" and also in the development of a target FPAA chip primarily for Instrumentation and Data Acquisition Systems.

This thesis, reviews previously developed FPAAs and also summarises the key strategies for choosing a Configurable Analogue Block (CAB) and the architecture for the target FPAA. This document includes the conceptual design and tests for the chosen CAB called the Differential Difference Amplifier (DDA) integrated with the second generation Current Conveyor (CCII), to form the hybrid DDACCII CAB. The implementation of a cluster based hierarchical architecture, following a similar concept to the HFPGAs (Hierarchical Field Programmable Gate Arrays), for connecting the CABs in the target FPAA, is also included in this thesis. This thesis covers the design and fabrication of an FPAA prototype and the decisions and design trade-offs made. A methodology for interconnectivity analysis and establishing relationship between the routability of the FPAA and the flexibility if its hierarchical interconnection structures, not relying on the quality of partitioning/routing algorithms as in digital circuits, is also discussed in this thesis.

University of Southampton
Varghese, David
4b70cddd-e024-46d9-ab8e-5fe3c3b7b24d
Varghese, David
4b70cddd-e024-46d9-ab8e-5fe3c3b7b24d

Varghese, David (2005) Topologies for programmable analogue circuits. University of Southampton, Doctoral Thesis.

Record type: Thesis (Doctoral)

Abstract

Modern VLSI design has always tried to shorten the design cycles for digital and analogue circuits. This effort has been very successful over the past years for digital integrated circuits, through the development of FPGAs (Field Programmable Gate Arrays) and appropriate CAD methodologies to suit the design flow. Although a very low paced development, for the analogue circuits due to complexities in the analogue domain, the role of Field Programmable Analogue Arrays (FPAAs) to enable rapid prototyping and testability of an analogue design solution has been realised by the industry. Hence, different types of programmable analogue circuits, have been developed to suit specific applications. But none of these FPAAs have actually addressed the problems of choosing an appropriate analogue building block, an architecture and the routing strategies between them. Hence, this research focuses on the "Topologies for Programmable Analogue Circuits" and also in the development of a target FPAA chip primarily for Instrumentation and Data Acquisition Systems.

This thesis, reviews previously developed FPAAs and also summarises the key strategies for choosing a Configurable Analogue Block (CAB) and the architecture for the target FPAA. This document includes the conceptual design and tests for the chosen CAB called the Differential Difference Amplifier (DDA) integrated with the second generation Current Conveyor (CCII), to form the hybrid DDACCII CAB. The implementation of a cluster based hierarchical architecture, following a similar concept to the HFPGAs (Hierarchical Field Programmable Gate Arrays), for connecting the CABs in the target FPAA, is also included in this thesis. This thesis covers the design and fabrication of an FPAA prototype and the decisions and design trade-offs made. A methodology for interconnectivity analysis and establishing relationship between the routability of the FPAA and the flexibility if its hierarchical interconnection structures, not relying on the quality of partitioning/routing algorithms as in digital circuits, is also discussed in this thesis.

Text
994446.pdf - Version of Record
Available under License University of Southampton Thesis Licence.
Download (5MB)

More information

Published date: 2005

Identifiers

Local EPrints ID: 465789
URI: http://eprints.soton.ac.uk/id/eprint/465789
PURE UUID: 3fbcca8d-96d6-439d-bf88-3b5483f78776

Catalogue record

Date deposited: 05 Jul 2022 03:05
Last modified: 16 Mar 2024 20:22

Export record

Contributors

Author: David Varghese

Download statistics

Downloads from ePrints over the past year. Other digital versions may also be available to download e.g. from the publisher's website.

View more statistics

Atom RSS 1.0 RSS 2.0

Contact ePrints Soton: eprints@soton.ac.uk

ePrints Soton supports OAI 2.0 with a base URL of http://eprints.soton.ac.uk/cgi/oai2

This repository has been built using EPrints software, developed at the University of Southampton, but available to everyone to use.

We use cookies to ensure that we give you the best experience on our website. If you continue without changing your settings, we will assume that you are happy to receive cookies on the University of Southampton website.

×