The University of Southampton
University of Southampton Institutional Repository

Automating system on chip development

Automating system on chip development
Automating system on chip development

This thesis presents a cosynthesis tool designed to target single IC platforms containing both uncommitted logic and a processor core.  The input to synthesis is a single behavioural (algorithmic) specification.  The synthesised output comprises both hardware and software specifications.  The (combined) output specification is refined to such a degree that it may, with no modification, be realised as a circuit.  (This realisation assumes the use of existing commercial tools, which translate RTL hardware and assembly software into netlists and binaries.)

Whilst other cosynthesis tools exist, all are primarily either hardware or software tools with the other domain appended as a simple translation step or a separate routine.  This research re-examines both areas to formulate and implement an entirely integrated tool for combined hardware and software realisations.  Whilst hardware and software research stand quite distinct, much of the early work in behavioural hardware synthesis was simply replicated from existing software research.  As such, it is possible for a single approach to address issues in both domains.

The contribution of this thesis is the creation of a fully automated tool for the combined synthesis (and compilation) of both hardware and software.  The tool automatically constructs an interface, which facilitates communication between hardware and software parts.  Further, an operating system is generated and customised to the design, permitting multiple threads of control (i.e. hardware processes) to be executed in software.  This allows software to support multiple threads of control that are natural in hardware.  As a result, the designer can specify a multiple-process system algorithmically, with no regard for the specifics of the target architecture.  The design will then be taken, transparently to the user and without requiring any further design decisions, to a combined hardware/software implementation.  The utility of this work has been fully demonstrated by synthesising eleven designs to a mixed hardware/software target.

University of Southampton
Chapman, Andrew Mark
Chapman, Andrew Mark

Chapman, Andrew Mark (2007) Automating system on chip development. University of Southampton, Doctoral Thesis.

Record type: Thesis (Doctoral)

Abstract

This thesis presents a cosynthesis tool designed to target single IC platforms containing both uncommitted logic and a processor core.  The input to synthesis is a single behavioural (algorithmic) specification.  The synthesised output comprises both hardware and software specifications.  The (combined) output specification is refined to such a degree that it may, with no modification, be realised as a circuit.  (This realisation assumes the use of existing commercial tools, which translate RTL hardware and assembly software into netlists and binaries.)

Whilst other cosynthesis tools exist, all are primarily either hardware or software tools with the other domain appended as a simple translation step or a separate routine.  This research re-examines both areas to formulate and implement an entirely integrated tool for combined hardware and software realisations.  Whilst hardware and software research stand quite distinct, much of the early work in behavioural hardware synthesis was simply replicated from existing software research.  As such, it is possible for a single approach to address issues in both domains.

The contribution of this thesis is the creation of a fully automated tool for the combined synthesis (and compilation) of both hardware and software.  The tool automatically constructs an interface, which facilitates communication between hardware and software parts.  Further, an operating system is generated and customised to the design, permitting multiple threads of control (i.e. hardware processes) to be executed in software.  This allows software to support multiple threads of control that are natural in hardware.  As a result, the designer can specify a multiple-process system algorithmically, with no regard for the specifics of the target architecture.  The design will then be taken, transparently to the user and without requiring any further design decisions, to a combined hardware/software implementation.  The utility of this work has been fully demonstrated by synthesising eleven designs to a mixed hardware/software target.

This record has no associated files available for download.

More information

Published date: 2007

Identifiers

Local EPrints ID: 466115
URI: http://eprints.soton.ac.uk/id/eprint/466115
PURE UUID: 1045d8d2-5703-48c9-a427-defa76d0471a

Catalogue record

Date deposited: 05 Jul 2022 04:23
Last modified: 05 Jul 2022 04:23

Export record

Contributors

Author: Andrew Mark Chapman

Download statistics

Downloads from ePrints over the past year. Other digital versions may also be available to download e.g. from the publisher's website.

View more statistics

Atom RSS 1.0 RSS 2.0

Contact ePrints Soton: eprints@soton.ac.uk

ePrints Soton supports OAI 2.0 with a base URL of http://eprints.soton.ac.uk/cgi/oai2

This repository has been built using EPrints software, developed at the University of Southampton, but available to everyone to use.

We use cookies to ensure that we give you the best experience on our website. If you continue without changing your settings, we will assume that you are happy to receive cookies on the University of Southampton website.

×