Mitigating cache contention-based attacks by logical associativity
Mitigating cache contention-based attacks by logical associativity
Many cache designs have been proposed to guard against last-level cache, contention-based, side-channel attacks. One of the most well-known implementations, CEASER-S, applies an encryption cypher with a periodically changing key as a cache indexing function. By increasing the re-keying frequency, CEASER-S can defeat an attack. However, this can lead to performance degradation. In this paper, we propose cache logical associativity. By combining this approach with CEASER-S, our cache, CEASER-SH, sacrifices less performance while maintaining the same security level against more advanced contention-based side-channel attacks. For example, compared with CEASER-S, CEASER-SH with a logical associativity of 3 can reduce the miss rate degradation by about 30% and that of the CPI by 1% while maintaining the same security level against a strong Prime+Probe attack.
Cache, Contention-based Attack, Remapping
229-232
Liu, Xiao
143462e5-2f98-4ce1-a00b-9a976d4be95e
Zwolinski, Mark
adfcb8e7-877f-4bd7-9b55-7553b6cb3ea0
11 July 2022
Liu, Xiao
143462e5-2f98-4ce1-a00b-9a976d4be95e
Zwolinski, Mark
adfcb8e7-877f-4bd7-9b55-7553b6cb3ea0
Liu, Xiao and Zwolinski, Mark
(2022)
Mitigating cache contention-based attacks by logical associativity.
In PRIME 2022 - 17th International Conference on Ph.D Research in Microelectronics and Electronics, Proceedings.
IEEE.
.
(doi:10.1109/PRIME55000.2022.9816809).
Record type:
Conference or Workshop Item
(Paper)
Abstract
Many cache designs have been proposed to guard against last-level cache, contention-based, side-channel attacks. One of the most well-known implementations, CEASER-S, applies an encryption cypher with a periodically changing key as a cache indexing function. By increasing the re-keying frequency, CEASER-S can defeat an attack. However, this can lead to performance degradation. In this paper, we propose cache logical associativity. By combining this approach with CEASER-S, our cache, CEASER-SH, sacrifices less performance while maintaining the same security level against more advanced contention-based side-channel attacks. For example, compared with CEASER-S, CEASER-SH with a logical associativity of 3 can reduce the miss rate degradation by about 30% and that of the CPI by 1% while maintaining the same security level against a strong Prime+Probe attack.
This record has no associated files available for download.
More information
Published date: 11 July 2022
Additional Information:
Publisher Copyright:
© 2022 IEEE.
Venue - Dates:
17th International Conference on Ph.D Research in Microelectronics and Electronics, PRIME 2022, , Villasimius, Italy, 2022-06-12 - 2022-06-15
Keywords:
Cache, Contention-based Attack, Remapping
Identifiers
Local EPrints ID: 472221
URI: http://eprints.soton.ac.uk/id/eprint/472221
PURE UUID: 225cb297-4eab-4bcc-ae57-ade8576f6308
Catalogue record
Date deposited: 29 Nov 2022 17:50
Last modified: 17 Mar 2024 03:57
Export record
Altmetrics
Contributors
Author:
Xiao Liu
Author:
Mark Zwolinski
Download statistics
Downloads from ePrints over the past year. Other digital versions may also be available to download e.g. from the publisher's website.
View more statistics