The University of Southampton
University of Southampton Institutional Repository

Parallel turbo decoding with non-uniform window sizes

Parallel turbo decoding with non-uniform window sizes
Parallel turbo decoding with non-uniform window sizes
Turbo decoder circuit executes turbo decoding process, and to restore the frame of data symbol from the signal received, the frame of the data symbol includes the soft-decision-value of each data symbol of the frame.The data symbol of the frame is encoded with turbo encoder, the turbo encoder include it is each can by the top convolution coder and lower part convolution coder of grid representation and between top convolution coder and lower part convolution coder interleaved encoded data interleaver.Turbo decoder circuit includes clock, configurable lattice network, top decoder and lower part decoder for the soft-decision-value that interweaves.Each of upper and lower part decoder includes processing element, the processing element is configured as during a series of continuous clocks recycle, priori soft-decision-value related with data symbol is iteratively received from configurable lattice network, the priori soft-decision-value is associated with the window of integer continuous grids grade of possible path between top or the state of lower part convolution coder is indicated.Processing element executes parallel computation associated with the window using priori soft-decision-value, to generate corresponding extrinsic soft-decision-value related with data symbol.Configurable lattice network includes network controller circuit, the network controller circuit iteratively controls the configuration of configurable lattice network during continuous clock recycles, to provide priori soft-decision-value by interweaving by extrinsic soft-decision-value that lower part decoder provides for top decoder, and priori soft-decision-value is provided for lower part decoder by interweaving by extrinsic soft-decision-value that top decoder provides.The intertexture of the configurable lattice network execution of device control is network controlled according to predetermined scheduling, this provides priori soft-decision-value in the different circulations that one or more continuous clocks recycle, and provides the competition between different priori soft-decision-values to the same treatment element on top or lower part decoder to avoid during identical dock cycles.Therefore, processing element can have multiple grades of the window size including grid, and decoder is allowed to be configured with any number of processing element, so that decoder circuit becomes any parallel turbo decoder.
CN110402545A
Maunder, Rob
76099323-7d58-4732-a98f-22a662ccba6c
Brejza, Matthew Felix
a761342e-e140-45a7-ad48-095a6628af17
Xiang, Luping
56d951c0-455e-4a67-b167-f6c8233343b1

Maunder, Rob, Brejza, Matthew Felix and Xiang, Luping (Inventors) (2022) Parallel turbo decoding with non-uniform window sizes. CN110402545A.

Record type: Patent

Abstract

Turbo decoder circuit executes turbo decoding process, and to restore the frame of data symbol from the signal received, the frame of the data symbol includes the soft-decision-value of each data symbol of the frame.The data symbol of the frame is encoded with turbo encoder, the turbo encoder include it is each can by the top convolution coder and lower part convolution coder of grid representation and between top convolution coder and lower part convolution coder interleaved encoded data interleaver.Turbo decoder circuit includes clock, configurable lattice network, top decoder and lower part decoder for the soft-decision-value that interweaves.Each of upper and lower part decoder includes processing element, the processing element is configured as during a series of continuous clocks recycle, priori soft-decision-value related with data symbol is iteratively received from configurable lattice network, the priori soft-decision-value is associated with the window of integer continuous grids grade of possible path between top or the state of lower part convolution coder is indicated.Processing element executes parallel computation associated with the window using priori soft-decision-value, to generate corresponding extrinsic soft-decision-value related with data symbol.Configurable lattice network includes network controller circuit, the network controller circuit iteratively controls the configuration of configurable lattice network during continuous clock recycles, to provide priori soft-decision-value by interweaving by extrinsic soft-decision-value that lower part decoder provides for top decoder, and priori soft-decision-value is provided for lower part decoder by interweaving by extrinsic soft-decision-value that top decoder provides.The intertexture of the configurable lattice network execution of device control is network controlled according to predetermined scheduling, this provides priori soft-decision-value in the different circulations that one or more continuous clocks recycle, and provides the competition between different priori soft-decision-values to the same treatment element on top or lower part decoder to avoid during identical dock cycles.Therefore, processing element can have multiple grades of the window size including grid, and decoder is allowed to be configured with any number of processing element, so that decoder circuit becomes any parallel turbo decoder.

Text
CN110402545A - Version of Record
Download (6MB)

More information

Published date: 15 November 2022

Identifiers

Local EPrints ID: 473950
URI: http://eprints.soton.ac.uk/id/eprint/473950
PURE UUID: f367a835-7ac2-49ec-9db7-01ee563610c7
ORCID for Rob Maunder: ORCID iD orcid.org/0000-0002-7944-2615
ORCID for Luping Xiang: ORCID iD orcid.org/0000-0003-1465-6708

Catalogue record

Date deposited: 06 Feb 2023 17:38
Last modified: 30 Nov 2024 02:44

Export record

Contributors

Inventor: Rob Maunder ORCID iD
Inventor: Matthew Felix Brejza
Inventor: Luping Xiang ORCID iD

Download statistics

Downloads from ePrints over the past year. Other digital versions may also be available to download e.g. from the publisher's website.

View more statistics

Atom RSS 1.0 RSS 2.0

Contact ePrints Soton: eprints@soton.ac.uk

ePrints Soton supports OAI 2.0 with a base URL of http://eprints.soton.ac.uk/cgi/oai2

This repository has been built using EPrints software, developed at the University of Southampton, but available to everyone to use.

We use cookies to ensure that we give you the best experience on our website. If you continue without changing your settings, we will assume that you are happy to receive cookies on the University of Southampton website.

×