# Annealing induced cation diffusion in TaO<sub>x</sub>based memristor and its compatibility for back-end-of-line post-processing

Cite as: Appl. Phys. Lett. **121**, 233505 (2022); https://doi.org/10.1063/5.0123583 Submitted: 31 August 2022 • Accepted: 23 November 2022 • Published Online: 07 December 2022 Published open access through an agreement with JISC Collections

🔟 Om Kumar Prasad, 🔟 Sridhar Chandrasekaran, ២ Chin-Han Chung, et al.

# COLLECTIONS

Paper published as part of the special topic on Metal Oxide Thin-Film Electronics





# ARTICLES YOU MAY BE INTERESTED IN

Impact of layer thickness on the operating characteristics of In<sub>2</sub>O<sub>3</sub>/ZnO heterojunction thinfilm transistors

Applied Physics Letters 121, 233503 (2022); https://doi.org/10.1063/5.0126935

Threshold voltage instability by charge trapping effects in the gate region of p-GaN HEMTs Applied Physics Letters **121**, 233506 (2022); https://doi.org/10.1063/5.0122097

Schottky barrier height engineering in vertical p-type GaN Schottky barrier diodes for hightemperature operation up to 800K Applied Physics Letters **121**, 232103 (2022); https://doi.org/10.1063/5.0123299





Appl. Phys. Lett. **121**, 233505 (2022); https://doi.org/10.1063/5.0123583 © 2022 Author(s).

Export Citatio

# Annealing induced cation diffusion in TaO<sub>x</sub>-based memristor and its compatibility for back-end-of-line post-processing

Cite as: Appl. Phys. Lett. **121**, 233505 (2022); doi: 10.1063/5.0123583 Submitted: 31 August 2022 · Accepted: 23 November 2022 · Published Online: 7 December 2022

Om Kumar Prasad,<sup>1</sup> (D) Sridhar Chandrasekaran,<sup>2</sup> (D) Chin-Han Chung,<sup>1,a)</sup> (D) Kow-Ming Chang,<sup>3</sup> and Firman Mangasa Simanjuntak<sup>4,a)</sup> (D)

# AFFILIATIONS

<sup>1</sup>International College of Semiconductor Technology, National Yang-Ming Chiao Tung University, Hsinchu 30010, Taiwan <sup>2</sup>Center for System Design, Department of Electronics and Communication Engineering, Chennai Institute of Technology, Chennai 600069, India

<sup>3</sup>Department of Electronics Engineering and Institute of Electronics, National Yang-Ming Chiao Tung University, Hsinchu 30010, Taiwan

<sup>4</sup>School of Electronics and Computer Science, University of Southampton, Southampton SO17 1BJ, United Kingdom

Note: This paper is part of the APL Special Collection on Metal Oxide Thin-Film Electronics. <sup>a)</sup>Authors to whom correspondence should be addressed: king@nycu.edu.tw and f.m.simanjuntak@soton.ac.uk

### ABSTRACT

The effect of annealing on the switching characteristics of memristor devices cannot be overlooked because the thermal process can exhibit both positive and negative effects on the performance of the devices. We investigated the switching behavior of  $TaO_x$ -based memristors (electrochemical metallization cell type, ECM) that were Ar-ambient annealed under two conditions, with and without the active electrode. We found a high concentration of metal species in the  $TaO_x$  films, even in the device where the  $TaO_x$  was annealed without the active top electrode. This indicates that the properties of the annealed films encourage the diffusion of metal species in the oxide. We suggest that the increase in non-lattice oxygen (by 4.1%, indicating a higher concentration of  $V_o$  defects) after the annealing process plays a role in this phenomenon. In addition, the concentration of metal species that exist prior to the switching activation as well as the structure of the conducting bridge determines the switching stability of the devices. The device that annealed before top electrode deposition shows the worst stability; conversely, the device that annealed after top electrode deposition has the best coefficient of variation of the LRS and HRS which is 4.69% and 78.8%, respectively. Electrical and materials analyses were conducted to understand this phenomenon. This study provides insight into the compatibility of ECM in CMOS post-processing.

© 2022 Author(s). All article content, except where otherwise noted, is licensed under a Creative Commons Attribution (CC BY) license (http:// creativecommons.org/licenses/by/4.0/). https://doi.org/10.1063/5.0123583

Electrochemical metallization memory (ECM) is one of the important memory technologies for future electronics.<sup>1</sup> ECM has several advantages, such as low power consumption, high switching speed, and multilevel programmable potential.<sup>2</sup> ECM cell consists of a metal/insulator/metal (MIM) two-terminal configuration that relies on the drift of metal species of an active electrode to form a conducting bridge connecting both electrodes.<sup>3,4</sup> Several choices of metal, such as Ag.<sup>5</sup> Cu,<sup>6</sup> In,<sup>7</sup> or Te,<sup>8</sup> can be used as the metal cation source. The formation of the bridge brings the ECM to a low resistance state (LRS, On) and conversely, the rupture of the bridge leads to a high resistance state (HRS, Off).<sup>9</sup> In-circuit integration,<sup>10</sup> ECM needs to be stacked

with a selective device to avoid the sneak-path in crossbar configurations, usually in the form of a 1-transistor 1-ECM configuration which is fabricated at the back end of the line process (BEOL),<sup>11</sup> where the ECM is manufactured on top of a source or drain<sup>12</sup> and is followed with a post-thermal process (annealing). The sneak path current in a high-density array hinders the realization of large-scale crossbar arrays and 3D interconnected array.<sup>13</sup> Nevertheless, before we can integrate the ECM device and address the sneak path issue, we need to make sure the devices are compatible with the BEOL process. There has been a lot of effort to decrease the annealing temperature at the BEOL, a post-annealing temperature of higher than 450 °C may result in a detrimental effect on the standard CMOS wafers, <sup>14</sup> and it is suggested that the temperature should be below 400  $^{\circ}$ C.<sup>15</sup> Nevertheless, this study found that even a post-annealing with a low thermal budget (as low as 300  $^{\circ}$ C) still affects the switching characteristics of ECM devices.

This work studied the impact of such an annealing process on the switching behavior of Ni/TaO<sub>x</sub>/TaN ECM cells. Ni has widely been used in the mainstream CMOS technology as a source/drain contact material,<sup>16</sup> but it is rarely investigated in ECM development as compared to other active metals.<sup>17–19</sup> Tantalum oxide (TaO<sub>x</sub>) is one of the potential materials for memristor devices, as suggested by Samsung Electronics.<sup>20</sup> Nevertheless, this study has found that this material is sensitive to the processing temperature. This Letter explains the physics behind the annealing effects and provides insight into the TaO<sub>x</sub>-based ECM device development employing Ni metal and its compatibility with the BEOL process.

A 200-nm thick TaN bottom electrode was deposited onto the Ti-coated SiO<sub>2</sub> wafer at 180 °C; the sputtering power, working pressure, and Ar ambient flow were 300 W, 5 mTorr, and 100 sccm, respectively. Then, a TaOx film was deposited at room temperature with sputtering power, working pressure, and Ar/O2 ambient flow of 300 W, 5 mTorr, and 100/50 sccm, respectively. Hereafter, 80-nm thick Ni top electrodes with a diameter of  $125 \,\mu m$  were deposited at room temperature and patterned using a metal shadow mask; the sputtering power, pressure, and Ar ambient flow of 300 W, 5 mTorr, and 100 sccm, respectively. All films were deposited using the DC sputtering technique. Figure 1(a) shows the schematic of the Ni/TaO<sub>x</sub>/ TaN memristor stack, denoted as S-1. An optical microscope (Olympus BH2-MJLT) and transmission electron microscope (TEM, JEOL JEM-2010F) were used to observe the top view and crosssectional images of the fabricated devices, respectively. The crosssectional TEM image of the Ni/TaOx/TaN stack shows that the



FIG. 1. (a) Schematic of the Ni/TaO<sub>x</sub>/TaN memristor device structure. Right hand top: (a) top-view image of the fabricated devices; (b) cross-sectional TEM image of the TaO<sub>x</sub> memristor device; and (d) forming voltages of pristine and annealed devices.

thickness of the TaO<sub>x</sub> film was approximately 5 nm, as depicted in Fig. 1(b). To investigate the effect of the post-annealing process,<sup>1</sup> we annealed a TaO<sub>x</sub>/TaN stack in Ar ambient at 300 °C for 5 min in a tube furnace (Thermo Scientific); hereafter, the Ni top electrode was deposited, and this device is denoted as S-2. For comparison, we also annealed the S-1 device (a complete Ni/TaOx/TaN MIM structure) following the same annealing condition as S-2, this annealed device is denoted as S-3. Electrical characteristics of the devices were measured using an Agilent B1500A semiconductor parameter analyzer employing W needle probes; voltage biases were applied on the top electrode while the bottom electrode was grounded, and a current compliance (CC) of 100  $\mu$ A was used to avoid permanent breakdown. The defect concentration in the TaOx film was analyzed by using x-ray photoelectron spectroscopy (XPS, ULVAC PHI versa probe). Chemical elements across the MIM stacks were studied using a secondary ion mass spectroscopy (SIMS, ATOMIKA 4500, MA-Tek, Taiwan; the primary beam was O<sup>2+</sup> with an energy of 0.5 keV, and the analysis was conducted on a  $37.5 \times 37.5 \,\mu\text{m}^2$  square area). Surface topography and grain boundary analysis were conducted using an atomic force microscope (AFM, NT-MDT, NTEGRA).

All devices require an electroforming process (pristine state to LRS state, On) to activate their switching behavior. The forming voltages (V<sub>FORM</sub>) of S-1, S-2, and S-3 were 2.4, 1.8, and 1.6 V, respectively, as depicted in Fig. 1(c); the leakage current of the S-1 device prior to the electroforming was significantly lower than that of S-2 and S-3 devices, where S-2 devices had the highest leakage; the pristine resistance of the three devices are shown in Fig. S1 in the supplementary material. Hereafter, the devices could be switched from the HRS to LRS (Off, set process) employing a negative bias (V<sub>RESET</sub>) of approximately -0.8, -1.8, and -2.2 V for S-1, S-2, and S-3 devices, respectively, as shown in Fig. 2. S-1, S-2, and S-3 devices can be turned back On (HRS to LRS) with a positive bias sweep (V<sub>SET</sub>) of between 1.1 and 1.4 V. The switching procedure that employed an opposite polarity to switch the devices back into the HRS indicates that the Ni/TaOx/TaN ECM had a counterclockwise bipolar switching mode; note that the devices cannot be switched using the same polarity.

All devices exhibit switching up to 100 cycles; however, the devices made with the annealing process have a smaller memory window (On/Off ratio) than S-1 devices, as depicted in Figs. 2(d) and 2(e). S-1 devices demonstrated a ratio of 83, while S-2 and S-3 devices exhibited a ratio of 17 and 28, respectively. We evaluated the LRS and HRS instabilities by conducting a statistical distribution,<sup>22</sup> and the result is shown in Fig. 3(a). It was found that the variation coefficient of the LRS and HRS of S-2 devices is the highest (unstable) as compared to the other devices; meanwhile, S-3 devices had the tightest distribution indicating that it has the most stable switching behavior. Nevertheless, the LRS of both S-1 and S-3 devices was stable and could be programmed to show a multilevel behavior by controlling the CC. S-1 and S-3 devices can be operated with various CC ranging from 50 to 500  $\mu$ A, as shown in Figs. 3(b) and 3(c); this suggested that these devices could be programmed to have multiple LRS levels, and this capability would be useful for making high-density multi-bit data storage.<sup>23</sup> Note that there is no dependency between switching voltages and current compliance, see Fig. S2 in the supplementary material for details.

Based on the above-mentioned electrical measurement, the tradeoffs were observed. The devices made with the annealing process (S-2 and S-3 devices) had a lower  $V_{FORM}$ , but they had a higher  $V_{RESET}$ 



FIG. 2. (a) Typical I–V curves of the Ni/TaO<sub>x</sub>/TaN device at (a) S-1, (b) S-2, and (c) S-3. Endurance performance of (d) S-1, (e) S-2, and (f) S-3. 0.1 V is taken as the readout voltage.

than that of the S-1 device [Figs. 1(c) and 2(a)-2(c)]; see Fig. S3 in the supplementary material for the statistical analysis of the switching voltages. On the other hand, the devices made without an annealing process had the highest On/Off ratio, yet the stability could only be improved if a complete (MIM) stack was annealed [Figs. 2(d) and 2(f)]. Material analysis was conducted to understand the physics behind the trade-off phenomenon. Figures 4(a)-4(c) show the SIMS depth profile of the Ni/TaOx/TaN stack of S-1, S-2, and S-3, respectively; it was found that the Ni concentration in the S-2 and S-3 devices had a more gradual slope than that of S-1 devices. This indicated that the Ni could diffuse more easily into the oxide once the TaO<sub>x</sub> film had endured an annealing process. It has been reported that the concentration of intrinsic defects, such as oxygen vacancies  $(V_0)$ , in oxide films could affect the diffusion of metal ions into the films.<sup>24</sup> Hence, XPS spectra was analyzed the O 1s core level to evaluate the Vo concentration in the films. The O1s spectra were fitted with two Gaussian-Lorentzian peaks for the higher and lower binding energies of 530.53 (O<sub>i</sub>) and 531.6 eV (O<sub>ii</sub>),<sup>25</sup> which represent the lattice and non-lattice oxygens in the TaO<sub>x</sub> film, respectively; the non-lattice is associated with the amount of Vo.26 It was found that the non-lattice after the annealing process increased by 4.1%, indicating a higher concentration of Vo defects. The high concentration of Vo in the annealed films reduced the bulk resistivity of the films and provided a higher Ni diffusion rate [Figs. 4(d) and 4(e)] in oxygen-poor films.<sup>27,28</sup> Hence, this factor eased the electroforming process in the annealed devices [a reduced V<sub>FORM</sub>, Fig. 1(c)]. However, some fundamental questions remain; why the VRESET and On/Off ratio of the annealed devices were higher and lower, respectively, than that of S-1 device and why S-3 devices showed higher stability while the endurance of S-2 device was highly non-uniform. This study hypothesized that these phenomena could be due to the shape and number of the conducting bridges. It is known that the structure of the bridge is controlled by the microstructure of the films;<sup>29</sup> hence, a grain analysis was conducted employing an AFM technique to evaluate the film properties, and the result is shown in Fig. 5. It was found that the  $TaO_x$  annealed film had much larger grains than that of the as-deposited film. Most of the grains in the pristine film were just tens of nm, implying some parts of the films could have even smaller grains or no grains at all (amorphous), which cannot be detected beyond the calculation capability of our system. Henceforth, the analysis indicated that the film was a mixture of crystalline and amorphous.

Grain boundaries (GBs) provide pathways for ionic diffusion in the polycrystalline film.<sup>30</sup> The films with small grains have a high number of boundaries, and theoretically, the conducting bridge will form a branched structure.<sup>31,32</sup> However, if an amorphous region exists in the film, in the case of S-1 film, the metal ions tend to drift through the amorphous region of the film rather than the GB.<sup>33</sup> Therefore, it was implied that the number of bridges in S-1 devices was less than that of the annealed devices; consequently, the pristine device had a relatively moderate switching capability [Fig. 3(a)], and the fewer number of branches that needed to be ruptured during the reset process resulted in a higher On/Off ratio [Fig. 2(d)]. The rupture of a single or small number of bridges tends to be assisted by a Joule heating effect, which results in a low  $V_{\text{RESET}}$  with an abrupt current fall during the reset process.<sup>34</sup> On the other hand, the annealed devices had more crystalline regions facilitating the formation of a high number of bridges (or branched structure) in the devices that led to the



FIG. 3. (a) Statistical distribution of HRS and LRS of the fabricated devices. (b) S-1 and (c) S-3 devices operated at various current compliance.

requirement of high energy (high  $V_{RESET}$ ) to rupture all bridges at the top interface [Figs. 2(b) and 2(c)]. The rupture of the bridges/ branches could occur step-by-step (not a single event), leading to a gradual reset process [Figs. 2(b) and 2(c)]. Nevertheless, the Ni species in the TaO<sub>x</sub> of the S-3 device was higher [Fig. 4(c)] since the annealing process was conducted after the top electrode (Ni) deposition, where the thermal effect facilitated the Ni diffusion during the annealing. The high concentration of the pre-existing Ni species not only eased the formation of the conducting bridge in S-3 device [Figs. 1(c) and 4(c)] but also reduced the number of bridges/branches in the TaO<sub>x</sub>, and hence, enhanced the switching stability.

In conclusion, the effect of annealing on the resistive switching characteristics of  $TaO_x$ -based ECM has been studied. The properties of the oxide film are responsible for determining the metallic species diffusion in the film, both prior to and during the electrical programming. The switching stability of the ECM cells is dictated by two factors, such as the concentration of metallic species in the oxide film of the as-fabricated devices and the number of conducting bridges or branches involved in the set and set processes. Physical and chemical properties, such as GBs and **Vo**, determine the drift of the metallic ions which affect the structure of the bridges. This study provides valuable insight into the grain boundary engineering for making the memristor device compatible with CMOS post-processing. Device integration and practical application analysis will be conducted in our future investigation.

See the supplementary material for the additional data on pristine resistance, switching voltage at different current compliance, statistical analysis of  $V_{\text{SET}}$  and  $V_{\text{RESET}}$ , and LRS stability.



FIG. 4. SIMS depth profile of Ni/TaO<sub>x</sub>/TaN: (a) S-1, (b) S-2, and (c) S-3. XPS spectra of O 1s core levels of TaO<sub>x</sub> films with oxygen vacancy %: (d) before and (e) after annealing.



FIG. 5. AFM images of TaO<sub>x</sub> S-1 and annealed at 300 °C. (a) and (b) Top view and grain boundary-scan image of S-1 sample; (c) histogram graph of S-1 samples; (d) and (e) top view and grain boundary-scan image of 300 °C annealed sample; and (f) histogram graph of 300 °C annealed sample.

This work was supported by the Ministry of Science and Technology-Taiwan, under Project No. NSTC 111-2622-8-A49-018-SB and MSCA EC Grant Agreement No. 224 (101029535-MENESIS).

# AUTHOR DECLARATIONS

## Conflict of Interest

The authors have no conflicts to disclose.

#### **Author Contributions**

**Om Kumar Prasad:** Conceptualization (lead); Formal analysis (lead); Investigation (lead); Validation (lead); Visualization (equal); Writing – original draft (lead); Writing – review & editing (lead). **Sridhar Chandrasekaran:** Conceptualization (equal); Formal analysis (equal); Investigation (equal); Methodology (equal); Supervision (equal); Validation (equal); Visualization (equal); Writing – original draft (equal); Writing – review & editing (equal). **Chin-Han Chung:** Investigation (equal); Funding acquisition (lead); Resources (lead); Supervision (lead); Writing – review & editing (equal). Kow-Ming Chang: Supervision (equal); Resources (Supporting); Writing – review & editing (equal). **Firman Mangasa Simanjuntak:** Conceptualization (equal); Formal analysis (equal); Funding acquisition (supporting); Investigation (equal); Methodology (equal); Supervision (equal); Validation (equal); Visualization (equal); Writing – original draft (equal); Writing – review & editing (equal); Writing – original draft (equal); Writing – review & editing (equal).

#### DATA AVAILABILITY

The data that support the findings of this work are available from the corresponding author upon reasonable request.

#### REFERENCES

- <sup>1</sup>M. A. Zidan, J. P. Strachan, and W. D. Lu, Nat. Electron. 1, 22 (2018).
- <sup>2</sup>Q. Liu, J. Sun, H. Lv, S. Long, K. Yin, N. Wan, Y. Li, L. Sun, and M. Liu, Adv. Mater. 24, 1774 (2012).
- <sup>3</sup>R. Waser, R. Dittmann, G. Staikov, and K. Szot, Adv. Mater. 21, 2632 (2009).
- <sup>4</sup>A. Sawa, Mater. Today 11, 28 (2008).
- <sup>5</sup>F. M. Simanjuntak, J. Panidi, F. Talbi, A. Kerrigan, V. K. Lazarov, and T. Prodromakis, APL Mater. **10**, 031103 (2022).
- <sup>6</sup>S. Ginnaram, J. T. Qiu, and S. Maikap, ACS Omega 5, 7032 (2020).
- <sup>7</sup>S. Rajasekaran, F. M. Simanjuntak, D. Panda, S. Chandrasekaran, R.
- Aluguri, A. Saleem, and T.-Y. Tseng, ACS Appl. Electron. Mater. 2, 3131 (2020).
- <sup>8</sup>M. K. Mendes, E. Martinez, A. Marty, M. Veillerot, Y. Yamashita, R. Gassilloud, M. Bernard, O. Renault, and N. Barrett, Appl. Surf. Sci. **432**, 34 (2018).
- <sup>9</sup>S. Menzel, P. Kaupmann, and R. Waser, Nanoscale 7, 12673 (2015).
- <sup>10</sup>A. Yesil, F. Gül, and Y. Babacan, in *Memristor and Memristive Neural Networks* (InTech, 2018).
- <sup>11</sup>M. N. Kozicki and H. J. Barnaby, Semicond. Sci. Technol. **31**, 113001 (2016).
- <sup>12</sup>S. Salahuddin, K. Ni, and S. Datta, Nat. Electron. 1, 442 (2018).
- <sup>13</sup>F. Gül, Results Phys. 12, 1091 (2019).
- <sup>14</sup>M. Lanza, R. Waser, D. Ielmini, J. J. Yang, L. Goux, J. Suñe, A. J. Kenyon, A. Mehonic, S. Spiga, V. Rana, S. Wiefels, S. Menzel, I. Valov, M. A. Villena, E. Miranda, X. Jing, F. Campabadal, M. B. Gonzalez, F. Aguirre, F. Palumbo, K. Zhu, J. B. Roldan, F. M. Puglisi, L. Larcher, T.-H. Hou, T. Prodromakis,

Y. Yang, P. Huang, T. Wan, Y. Chai, K. L. Pey, N. Raghavan, S. Dueñas, T. Wang, Q. Xia, and S. Pazos, ACS Nano 15, 17214 (2021).

- <sup>15</sup>C. L. Lo, B. A. Helfrecht, Y. He, D. M. Guzman, N. Onofrio, S. Zhang, D. Weinstein, A. Strachan, and Z. Chen, J. Appl. Phys. **128**, 080903 (2020).
- <sup>16</sup>T. Morimoto, T. Ohguro, H. S. Momose, T. Iinuma, I. Kunishima, K. Suguro, I. Katakabe, H. Nakajima, M. Tsuchiaki, M. Ono, Y. Katsumata, and H. Iwai, IEEE Trans. Electron Devices **42**, 915 (1995).
- <sup>17</sup>S. Dirkmann, M. Ziegler, M. Hansen, H. Kohlstedt, J. Trieschmann, and T. Mussenbrock, J. Appl. Phys. **118**, 214501 (2015).
- <sup>18</sup>F. M. Simanjuntak, S. Chandrasekaran, C. C. Lin, and T. Y. Tseng, APL Mater. 7, 051108 (2019).
- <sup>19</sup>S. Menzel, S. Tappertzhofen, R. Waser, and I. Valov, Phys. Chem. Chem. Phys. 15, 6945 (2013).
- <sup>20</sup>F. Miao, J. P. Strachan, J. J. Yang, M.-X. Zhang, I. Goldfarb, A. C. Torrezan, P. Eschbach, R. D. Kelley, G. Medeiros-Ribeiro, and R. S. Williams, Adv. Mater. 23, 5633 (2011).
- <sup>21</sup>X. Li, S. X. Liu, X. L. Liu, M. L. Foong, and W. Q. Ye, ECS J. Solid State Sci. Technol. 5, P495 (2016).
- <sup>22</sup>S. Chandrasekaran, F. M. Simanjuntak, and T. Tseng, Jpn. J. Appl. Phys. 57, 04FE10 (2018).
- 23 F. Zahoor, T. Z. Azni Zulkifli, and F. A. Khanday, Nanoscale Res. Lett. 15, 90 (2020).

- <sup>24</sup>A. Saleem, F. M. Simanjuntak, S. Chandrasekaran, S. Rajasekaran, T.-Y. Tseng, and T. Prodromakis, Appl. Phys. Lett. **118**, 112103 (2021).
- <sup>25</sup>Y. Zhang, Y. Wu, C. Jin, F. Ren, and B. Wang, Nanotechnology **32**, 275401 (2021).
- <sup>26</sup>J. H. Q. Palhares, Y. Beilliard, F. Alibart, E. Bonturim, D. Z. de Florio, F. C. Fonseca, D. Drouin, and A. S. Ferlauto, Nanotechnology **32**, 405202 (2021).
- <sup>27</sup>F. M. Simanjuntak, S. Chandrasekaran, B. Pattanayak, C.-C. Lin, and T.-Y. Tseng, Nanotechnology 28, 38LT02 (2017).
- <sup>28</sup>T.-L. Tsai, H.-Y. Chang, F.-S. Jiang, and T.-Y. Tseng, IEEE Electron Device Lett. **36**, 1146 (2015).
- <sup>29</sup>F. M. Simanjuntak, T. Ohno, and S. Samukawa, ACS Appl. Electron. Mater. 1, 2184 (2019).
- <sup>30</sup>S. Yang, J. Lee, G. An, J. Kim, W. Chung, and J. Hong, J. Appl. Phys. 116, 113902 (2014).
- <sup>31</sup>K. Fujiwara, T. Nemoto, M. J. Rozenberg, Y. Nakamura, and H. Takagi, Jpn. J. Appl. Phys. 47, 6266 (2008).
- **32**D. P. Sahu and S. N. Jammalamadaka, Sci. Rep. 7, 17224 (2017).
- <sup>33</sup>M. Das, A. Kumar, S. Kumar, B. Mandal, M. A. Khan, and S. Mukherjee, IEEE Electron Device Lett. **39**, 1852 (2018).
- <sup>34</sup>Y. C. Yang, F. Pan, and F. Zeng, New J. Phys. **12**, 023008 (2010).