# Flexible Ta<sub>2</sub>O<sub>5</sub>/WO<sub>3</sub>-Based Memristor Synapse for Wearable and Neuromorphic Applications

Sailesh Rajasekaran<sup>®</sup>, Firman Mangasa Simanjuntak<sup>®</sup>, *Member, IEEE*, Sridhar Chandrasekaran<sup>®</sup>, Debashis Panda<sup>®</sup>, Aftab Saleem<sup>®</sup>, and Tseung-Yuen Tseng<sup>®</sup>, *Fellow, IEEE* 

Abstract—In this letter, Ta<sub>2</sub>O<sub>5</sub>/WO<sub>3</sub> double-layer wearable memristor synapse has excellent recognition accuracy 2 (97%) for just 12 epochs compared to the single-layer device (83%). The insertion of an ultra-thin WO<sub>3</sub> layer modulates the 4 oxygen vacancy distribution in Ta<sub>2</sub>O<sub>5</sub> and induces digital-5 to-analog switching behavior. Excellent AC endurance of 6 (>10<sup>9</sup> cycles) under 2 mm extreme bending, a rapid speed (25 ns), reliable bending endurance for  $10^4$  cycles with 8  $\dot{4}$  mm bending, stable retention (>10<sup>6</sup> s) up to 200°C, and water-resistant behavior are achieved. The potentiation, 10 and depression having outstanding nonlinearity (0.64) is 11 obtained. The Ta<sub>2</sub>O<sub>5</sub>/WO<sub>3</sub> design is a promising candidate 12 for wearable neuromorphic applications due to its wear-13 ability, flexibility, lightweight, low cost and environmental 14 friendly fabrication. 15

Index Terms—Artificial neural networks, flexible
 electronics, resistive synapse, face recognition.

18

AQ:3

AQ:4

# I. INTRODUCTION

RTIFICIAL neural networks (ANN) is developed to 19 make machines capable of performing complex intel-20 ligent tasks such as cognitive learning and real-time deci-21 sion making; memristor-based ANN promises a lower power 22 consumption, faster, and denser neuromorphic hardware than 23 the traditional von Neumann computing architecture [1]-[4]. 24 The memristor mimics mammalian synaptic functionalities 25 of the brain with significant architectonic advantages such 26 as two-terminal simple fabrication, low heat dissipation, 27 and fully adjustable non-volatility [5]-[7]. Artificial synapses 28 made with analog memristor should be capable of per-29 forming good synaptic plasticity (gradual potentiation and 30

AQ:1 Manuscript received September 29, 2021; revised November 2, 2021; accepted November 4, 2021. This work was supported by the Ministry of Science and Technology, Taiwan, under Project MOST107-2221-E-009-089-MY3. The work of Debashis Panda was supported by DST-SERB, Gol, under Grant SRG/2019/000129. The review of this letter was arranged by Editor S. Zhang. (*Corresponding author: Tseung-Yuen Tseng.*)

- Sailesh Rajasekaran is with the Department of Materials Science and Engineering, National Yang Ming Chiao Tung University, Hsinchu 30010, Taiwan.
  - Firman Mangasa Simanjuntak and Tseung-Yuen Tseng are with the Institute of Electronics, National Yang Ming Chiao Tung University, Hsinchu 30010, Taiwan (e-mail: tseng@cc.nctu.edu.tw).
  - Sridhar Chandrasekaran is with the Advanced Research Institute, Dr. M. G. R. Educational and Research Institute, Chennai 600095, India. Debashis Panda is with the Department of Physics, National Institute

of Science and Technology, Berhampur 761008, India.

Aftab Saleem is with the Department of Electrical Engineering and Computer Science, National Yang Ming Chiao Tung University, Hsinchu 30010, Taiwan.

Color versions of one or more figures in this letter are available at https://doi.org/10.1109/LED.2021.3127489.

Digital Object Identifier 10.1109/LED.2021.3127489

depression with large conductance states) to ensure fast 31 computation [8]-[11]. Artificial synaptic devices with less 32 than 100 modulated conductance states may not be sufficient 33 for efficient ANNs [12], [13]. Indeed, significant efforts to 34 enhance the synaptic plasticity have been made in the last 35 decade, such as by modulating the pulse scheme [13], [14], 36 employing 2D materials [15], [15], embedding nanolayer [16] 37 or nanoparticle [17], and adding a dopant [18] or barrier 38 layer [19]. However, most of these techniques are fabricated on 39 rigid substrates and not adoptable for wearable applications. 40 The critical challenge in wearable electronics is that the 41 devices should be able to endure extreme flexibility, high-42 temperature stability and suitable for outdoor environment 43 (such as water resistant). Recent work on resistive memory 44 suggested that a compact 2-dimensional layer was required to 45 achieve water resistant capability [20]; nonetheless, the fabri-46 cation flow for this design is complex and time consuming, and 47 moreover, it does not offer flexibility and synaptic capabilities 48 as well as high density design. 49

In this work, we propose water resistant TaN/Ta<sub>2</sub>O<sub>5</sub>/WO<sub>3</sub>/Pt design for high performance flexible memristor synapse for wearable electronics employing the CMOS compatibility, good reliability, and suitability of the TaO<sub>x</sub> materials for outdoor environments [21]. We also demonstrate that inserting a WO<sub>3</sub> layer can enhance the electrical performance and mechanical flexibility of the device. Our device can withstand extreme bending while maintaining long endurance, ns regime rapid switching, high temperature retention, multibit, and excellent synaptic performance for high speed neuromorphic computation application. The proposed design is found to be superior than other TaO<sub>x</sub>-based memories [22]. Thus, the double layer device has the basic requirement for wearable neuromorphic hardware.

# **II. DEVICE FABRICATION**

We fabricated TaN/Ta2O5/WO3/Pt (DL) (shown schemati-65 cally in Fig. 1(a)) and TaN/Ta<sub>2</sub>O<sub>5</sub>/Pt single layer (SL) devices 66 on commercially thin ( $\sim 18 \mu m$ ) polyimide substrate. A 20 nm 67 Ti adhesion layer was deposited and followed by a 100 nm 68 Pt bottom electrode (BE) by E-beam evaporation. Hereafter, 69 a 5 nm WO<sub>3</sub> layer and 20 nm Ta<sub>2</sub>O<sub>5</sub> switching layer were 70 deposited by RF and DC sputtering, respectively. The depo-71 sition parameters of both WO3 and Ta2O5 were maintained 72 with an Ar/O<sub>2</sub> gas mixture ratio of 3:1 and 2:1 with 50W 73 and 300W power and working pressure of 10 and 5 mTorr, 74 respectively. Finally, 50 nm TaN top electrode (TE) was 75 patterned with a metal shadow mask (25 to 200  $\mu$ m diameter) 76 by DC sputtering. We used an Agilent B1500A semiconductor 77 analyzer for the electrical measurement; voltage bias and 78

0741-3106 © 2021 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information.

50

51

52

53

54

55

56

57

58

59

60

61

62

63

64

82



Fig. 1. (a) Schematic of TaN/Ta<sub>2</sub>O<sub>5</sub>/WO<sub>3</sub>/Pt memristor synapse, (b) Cross-sectional TEM image of the DL device. Demonstration of DL device on (c) fingers, (d) R = 10mm test tube and (e) polymer coat. (f and g) Typical *I-V* curve of SL and DL devices along with forming process, (h) Operation voltage distributions of SL and DL devices, (i) devices being immersed in water, (j) I-V curve of the DL device after immersed in water (i).

amplitude were applied on TE while BE was grounded. The
flexibility test was carried out using a mechanical bending
machine (Sadhu design).

### III. RESULTS AND DISCUSSION

The cross-sectional TEM image, shows in Fig. 1(b), indi-83 cating the TaON interfacial layer formation between the TaN 84 and Ta<sub>2</sub>O<sub>5</sub> layers. The flexibility of the fabricated devices 85 were demonstrated on various arbitrary surfaces owing to the 86 flexible substrate, as depicted in Figs. 1(c-e). The switching 87 behavior of the devices are shown in Figs. 1(f and g). The 88 forming voltage (V<sub>form</sub>) of the DL device is slightly increased 89 to 3V (V<sub>form</sub> of SL device is 2.33V) due to the insertion 90 of WO<sub>3</sub> increases the oxide thickness. A 100  $\mu$ A current 91 compliance (I<sub>cc</sub>) was used during the set process, and gradual 92 switching is observed during both set/reset process in the 93 DL device (full analog). Meanwhile, the SL device exhibits 94 an abrupt set process indicating semi-analog behavior. The 95 insertion of WO<sub>3</sub> decreases the set and reset voltages from 96 2.3 to 1.6V and -2.5 to -1.89V, respectively. Besides, the 97 DL device exhibits narrower distribution for the consecutive 98 switching cycles (Fig. 1(h)). Note that the DL device do not 99 suffer from switching degradation even after immersed in 100 water for about 1 hour (Fig. 1(i), thermally glued on polymer 101 coat), confirming its water-resistant behavior (Fig. 1(j)). 102

The DL device performs superior non-volatility (> $10^6$  s) 103 up to 200°C without any data loss, as shown in Fig. 2(a); 104 DL device exhibits impressive pulse endurance (for more than 105  $3 \times 10^9$  cycles with an ON/OFF ratio of about 1.5 orders) 106 under flat and extreme bending conditions (R = 2 mm, 107 25 ns switching speed), as shown in Fig. 2(b). The inset of 108 Fig. 2(b) shows the DL device fixed on a 2 mm circular object. 109 We examined the flexibility of the SL and DL devices and 110



Fig. 2. (a) Data retention of SL and DL devices at different temperatures, (b) AC endurance test of SL and DL devices at flat and extreme bending radius = 2mm, and (c) DC endurance of the SL and DL devices after continous bending at R = 4mm. (d) Multilevel switching behavior of the DL device under various pulse width.

the results are shown in Fig. 2(c). The DL device performs 111 a stable operation up to  $10^4$  bending cycles (at R = 4 mm); 112 meanwhile, the SL device degrades and can only sustain up 113 to 2500 bending cycles. This is due to the formation of cracks 114 on the SL device, as confirmed by the SEM images (inset 115 of Fig. 2(c)). Moreover, the insertion of WO<sub>3</sub> layer improves 116 mechanical adhesion on the Pt rather than Ta<sub>2</sub>O<sub>5</sub> on the Pt, 117 which conformed by peeling test using a scotch tape. We then 118 explored the multilevel capability of the DL device, as shown 119 in Fig. 2(d). The device can efficiently perform 3-bits states 120 by varying the pulse width. 121

The synapse controls the transfer of information from 122 presynaptic neurons to postsynaptic neurons in the mammalian 123 brain, as illustrated in Fig. 3(a). SL device can only show 124 synaptic behavior when a minimum amplitude of 2.2 V and 125 -2.4 V were applied for potentiation (P) depression (D), 126 respectively, as shown in Fig. 3(b). However, it exhibits an 127 abrupt weight update during the first 18  $\mu$ s and reaches 128 saturation. In the case of DL device, the amplitude to trig-129 ger synaptic behavior is smaller (1.7 V and -1.9 V for 130 P and D, respectively,) as shown in Fig. 3(c), and the DL 131 device performs excellent gradual synaptic behavior. The DL 132 device can perform stable epoch endurance (for more than 133 34 cycles) under extreme 2 mm bending. Note that the 134 potentiation and depression in flat condition is as stable in 135 bending condition. The synaptic nonlinearity of the DL and 136 SL devices are measured according to the method reported 137 by Wang et al. [23]. The synaptic nonlinearity of the DL 138 device is improved to 0.64 (Fig. 3 (e)) from 0.80 of the SL 139 device (not shown) at 2 mm bending. We further investigate 140 the capability to control the linearity and dynamic range of 141 the DL device employing various amplitudes and the results 142 are shown in Figs. 3 (f) and (g); the DL device can exhibit an 143 endless combination of low and high-weight updates during 144 the synaptic operation at extreme 2 mm bending condition. 145

Based on the electron conduction analysis (curve fittings not shown) derived from the *I-V* curves (Figs. 1(f) and (g)), 147



Fig. 3. (a) Schematic Illustration of an organic synapse. Synaptic measurement of potentiation/depression characteristics for (b) SL and DL devices (c). (d) stable 34 epochs trainings at 2 mm bending. (e) Nonlinearity curve with normalized conductance state for DL device at 2 mm bending. Different Pulse amplitude (f) potentiation and (g) depression at 2 mm bending employing 100 ns width and 1.1 ms interpulse.



Fig. 4. (a) Depth-XPS spectra of O1s of  $Ta_2O_5$  layer for DL device and SL devices). (b and c) Schematic of the conducting mechanism for SL and DL devices, respectively.

it indicates the typical filamentary conduction mechanism [24], which is the formation and rupture of the oxygen vacancy con-149 ductive filament (CF). We conducted XPS analysis to calculate 150 the oxygen vacancy (Vo) concentration in the switching layer. 151 Fig. 4(a) depicts the XPS spectra of O1s in  $Ta_2O_5$  layers in 152 DL and SL devices, respectively. The  $O_{II}$  peak corresponds 153 to the non-lattice oxygen (Vo), which is higher (40.1%) 154 in SL than that of the DL device (26.6%). This indicates 155 that the Ta<sub>2</sub>O<sub>5</sub> layer in SL has a higher oxygen vacancy. 156 We infer that the  $Ta_2O_5$  layer absorbs oxygen's from the 157 WO<sub>3</sub> layer due to the lower Gibbs free energies of formation 158 of  $Ta_2O_5$  (-760 kj/mol) than that of WO<sub>3</sub> (-529 kj/mol), 159 respectively [22]. Henceforth, the distribution of Vo difference 160 in SL and DL devices may play a role in determining their 161 behaviors. 162

We propose the conduction mechanism during synap-163 tic operation of the SL and DL devices, as illustrated in 164 Figs. 4(b) and (c), respectively. During potentiation of the SL, 165 there is a high barrier at the Ta<sub>2</sub>O<sub>5</sub>/Pt (work function (Wf) of 166 Ta<sub>2</sub>O<sub>5</sub> and Pt are 4.05 and 5.65 eV, respectively) [25], [26] 167 and require a high amplitude to initiate the potentiation; a 168 high number of electrons flow into the Ta<sub>2</sub>O<sub>5</sub> layer once 169 the barrier is passed. Consequently, the accumulated electrons 170



Fig. 5. (a) Neural network training accuracy of SL and DL devices  $(80 \times 80 \text{ pixels input image in the insets})$ . (b) and (c) evolution of image recognition during 0-12 epochs of SL and DL devices, respectively.

lead to the instant formation of Vo filament (Fig. 4(b)(i))) and, hence, the potentiation in SL occurs abruptly (Fig. 3(b)). During the depression, the TaON serves as oxygen reservoir which help to gradually ionized the oxygen's to recombine with filament [27].

The insertion of WO<sub>3</sub> layer in the DL device helps the initial formation of a filament in the switching layer (low pulse amplitude). The high intrinsic defects also help to reduce the barrier at the bottom interface (Wf of WO<sub>3</sub> is 4.8 eV [28]). Moreover, WO<sub>3</sub> has low thermal conductivity (1.63 W m<sup>-1</sup> K<sup>-1</sup>) that could minimize the contribution of Joule heating during the redox process, which assists a gradual ionization of oxygen's during potentiation (Fig.4(c)(i)). Note we infer that a small part of the filament that grow in the WO<sub>x</sub> will remain after the depression and reset processes. This remnant acts as a seed to ease the redox process requiring smaller operating voltages and amplitudes and inducing stable switching and epoch endurance (Fig.4(c)(ii)) [18], [29].

We validated our synaptic devices for neuromorphic appli-189 cation by employing Hopfield neural network simulation to 190 process  $80 \times 80$  pixel binary image, as shown in Fig. 5. 191 The Hopfield neural network is a recurrent neural network 192 with neuron associated with each pixel in the binary image 193 (0s and 1s). The neural network was trained with binary data 194 of the image with a total of 6400 neurons associated for 195 the simulation. Each neuron in the neural network undergoes 196 summation and feedback logic on each iteration, once the 197 neuron reaches desired states the logic is completed for the 198 single pixel [18]. Thus, by repeating the computation sequence 199 on each iteration can complete recognition of the binary image. 200 The DL device is successfully recognizing the input image 201 with 12 epoch trainings with 97.7% accuracy as depicted 202 in Fig. 5 (a) while the SL device can only achieve 83.7% 203 accuracy. The evolution of the face recognition at 0, 4<sup>th</sup>, 204 8<sup>th</sup> and 12<sup>th</sup> epoch for SL and DL device is depicted in 205 Fig. 5 (b) and (c), respectively. 206

#### **IV. CONCLUSION**

This letter reports an extremely flexible Ta<sub>2</sub>O<sub>5</sub>/WO<sub>3</sub>-based 208 improved synaptic memristor with an excellent switching 209 performance. The inserted WO<sub>3</sub> layer donates its oxygen to the 210 Ta<sub>2</sub>O<sub>5</sub> layer and makes the Ta<sub>2</sub>O<sub>5</sub>/WO<sub>3</sub> material system devel-211 ops an oxygen-rich and oxygen-poor region that induces stable 212 switching and synaptic operations with a lower operating 213 voltages amplitude as compared to the SL control device. Con-214 sequently, the DL device performs higher endurance, lower 215 operating voltages and faster learning even under extreme 216 bending condition. 217

17

172

173

174

175

176

177

178

179

180

181

182

183

184

185

186

187

188

207

#### REFERENCES

- J. J. Harris, R. Jolivet, and D. Attwell, "Synaptic energy use and supply," *Neuron*, vol. 75, no. 5, pp. 762–777, 2012, doi: 10.1016/j.neuron2012.08.019.
- [2] P. Yao, H. Wu, B. Gao, S. B. Eryilmaz, X. Huang, W. Zhang, Q. Zhang, N. Deng, L. Shi, H.-S. P. Wong, and H. Qian, "Face classification using electronic synapses," *Nature Commun.*, vol. 8, no. 1, Aug. 2017, Art. no. 15199, doi: 10.1038/ncomms15199.
- [3] J. Von Neumann, "The principles of large-scale computing machines," *Ann. Hist. Comput.*, vol. 3, no. 3, pp. 263–273, Jul. 1981, doi: 10.1109/MAHC.1981.10025.
- [4] M. Prezioso, F. Merrikh-Bayat, B. D. Hoskins, G. C. Adam, K. K. Likharev, and D. B. Strukov, "Training and operation of an integrated neuromorphic network based on metal-oxide memristors," *Nature*, vol. 521, pp. 61–64, May 2015, doi: 10.1038/nature14441.
- [5] Z. Wang, S. Joshi, S. E. Savel'ev, H. Jiang, R. Mindya, P. Lin, M. Hu,
  N. Ge, J. P. Strachan, Z. Li, Q. Wu, M. Barnell, G.-L. Xin, H. L. Xin,
  R. S. Williams, Q. Xia, and J. J. Yang, "Memristors with diffusive
  dynamics as synaptic emulators for neuromorphic computing," *Nature Mater.*, vol. 16, no. 1, pp. 101–108, 2017, doi: 10.1038/nmat4756.
  - [6] Y. Shi, X. Liang, B. Yuan, V. Chen, H. Li, F. Hui, Z. Yu, F. Yuan, E. Pop, H.-S. P. Wong, and M. Lanza, "Electronic synapses made of layered two-dimensional materials," *Nature Electron.*, vol. 1, no. 8, pp. 458–465, Aug. 2018, doi: 10.1038/s41928-018-0118-9.
- [7] Q. Wu, H. Wang, Q. Luo, W. Banerjee, J. Cao, X. Zhang,
  F. Wu, Q. Liu, L. Li, and M. Liu, "Full imitation of synaptic metaplasticity based on memristor devices," *Nanoscale*, vol. 10, no. 13, pp. 5875–5881, Feb. 2018, doi: 10.1039/c8nr00222c.
- [8] F. M. Simanjuntak, T. Ohno, S. Chandrasekaran, T.-Y. Tseng, and
  S. Samukawa, "Neutral oxygen irradiation enhanced forming-less ZnObased transparent analog memristor devices for neuromorphic computing
  applications," *Nanotechnol.*, vol. 31, no. 26, Apr. 2020, Art. no. 26LT01,
  doi: 10.1088/1361-6528/ab7fcf.
  - [9] F. M. Simanjuntak, S. Chandrasekaran, C.-C. Lin, and T.-Y. Tseng, "ZnO<sub>2</sub>/ZnO bilayer switching film for making fully transparent analog memristor devices," *APL Mater.*, vol. 7, no. 5, May 2019, Art. no. 051108, doi: 10.1063/1.5092991.
- [10] T. Wang, J. Meng, L. Chen, H. Zhu, Q. Sun, S. Ding, W. Bao, and
  D. W. Zhang, "Flexible 3D memristor array for binary storage and multi-states neuromorphic computing applications," *InfoMat*, vol. 3, no. 2, pp. 212–221, Feb. 2021, doi: 10.1002/inf2.12158.
- [11] T.-Y. Wang, J.-L. Meng, Q.-X. Li, Z.-Y. He, H. Zhu, L. Ji, Q.-Q. Sun,
  L. Chen, and D. W. Zhang, "Reconfigurable optoelectronic memristor
  for in-sensor computing applications," *Nano Energy*, vol. 89, Nov. 2021,
  Art. no. 106291, doi: 10.1016/j.nanoen.2021.106291.
- [12] Y. Park and J.-S. Lee, "Artificial synapses with short- and long-term memory for spiking neural networks based on renewable mate-rials," *ACS Nano*, vol. 11, no. 9, pp. 8962–8969, Sep. 2017, doi: 10.1021/acsnano.7b03347.
- [13] J. Park, M. Kwak, K. Moon, J. Woo, D. Lee, and H. Hwang, "TiO<sub>x</sub>-based RRAM synapse with 64-levels of conductance and symmetric conductance change by adopting a hybrid pulse scheme for neuromorphic computing," *IEEE Electron Device Lett.*, vol. 37, no. 12, pp. 1559–1562, Aug. 2016, doi: 10.1109/LED.2016.2622716.
- [14] S. Chandrasekaran, F. M. Simanjuntak, D. Panda, and T.-Y. Tseng, "Enhanced synaptic linearity in ZnO-based invisible memristive synapse by introducing double pulsing scheme," *IEEE Trans. Electron Devices*, vol. 66, no. 11, pp. 4722–4726, Nov. 2019, doi: 10.1109/ TED.2019.2941764.
- [15] H. Tian, L. Zhao, X. Wang, Y.-W. Yeh, N. Yao, B. P. Rand, and
  T.-L. Ren, "Extremely low operating current resistive memory based
  on exfoliated 2D perovskite single crystals for neuromorphic computing," ACS Nano, vol. 11, no. 12, pp. 12247–12256, Dec. 2017, doi:
  10.1021/acsnano.7b05726.

- [16] B. Dang, Q. Wu, J. Sun, M. Zhao, S. Wang, F. Song, M. Yang, X. Ma, H. Wang, and Y. Hao, "Physically transient memristor synapse based on embedding magnesium nanolayer in oxide for security neuromorphic electronics," *IEEE Electron Device Lett.*, vol. 40, no. 8, pp. 1265–1268, Aug. 2019, doi: 10.1109/LED.2019.2921322.
- [17] M. Qi, S. Cao, L. Yang, Q. You, L. Shi, and Z. Wu, "Uniform multilevel switching of graphene oxide-based RRAM achieved by embedding with gold nanoparticles for image pattern recognition," *Appl. Phys. Lett.*, vol. 116, no. 16, Apr. 2020, Art. no. 163503, doi: 10.1063/ 5.0003696.
- [18] S. Chandrasekaran, F. M. Simanjuntak, R. Saminathan, D. Panda, and T.-Y. Tseng, "Improving linearity by introducing al in HfO<sub>2</sub> as a memristor synapse device," *Nanotechnology*, vol. 30, no. 44, Nov. 2019, Art. no. 445205, doi: 10.1088/1361-6528/ ab3480.
- [19] A. Saleem, F. M. Simanjuntak, S. Chandrasekaran, S. Rajasekaran, T.-Y. Tseng, and T. Prodromakis, "Transformation of digital to analog switching in TaO<sub>x</sub>-based memristor device for neuromorphic applications," *Appl. Phys. Lett.*, vol. 118, no. 11, Mar. 2021, Art. no. 112103, doi: 10.1063/5.0041808.
- [20] C.-H. Huang, J.-S. Huang, S.-M. Lin, W.-Y. Chang, J.-H. He, and Y.-L. Chueh, "ZnO<sub>1-x</sub> nanorod arrays/ZnO thin film bilayer structure: From homojunction diode and high-performance memristor to complementary 1D1R application," *ACS Nano*, vol. 6, no. 9, pp. 8407–8414, Sep. 2012, doi: 10.1021/nn303233r.
- [21] S. Rajasekaran, F. M. Simanjuntak, D. Panda, S. Chandrasekaran, R. Aluguri, A. Saleem, and T.-Y. Tseng, "Fast, highly flexible, and transparent TaO<sub>x</sub>-based environmentally robust memristors for wearable and aerospace applications," ACS Appl. Electron. Mater., vol. 2, no. 10, pp. 3131–3140, Oct. 2020, doi: 10.1021/acsaelm. 0c00441.
- [22] A. Prakash, S. Maikap, C. S. Lai, T. C. Tien, W. S. Chen, H. Y. Lee, F. T. Chen, M.-J. Kao, and M.-J. Tsai, "Bipolar resistive switching memory using bilayer TaO<sub>x</sub>/WO<sub>x</sub> films," *Solid-State Electron.*, vol. 77, pp. 35–40, Nov. 2012, doi: 10.1016/j.sse.2012.05.028.
- [23] I.-T. Wang, C.-C. Chang, L.-W. Chiu, T. Chou, and T.-H. Hou, "3D Ta/TaO<sub>x</sub>/TiO<sub>2</sub>/Ti synaptic array and linearity tuning of weight update for hardware neural network applications," *Nanotechnology*, vol. 27, no. 36, Sep. 2016, Art. no. 365204, doi: 10.1088/0957-4484/27/36/365204.
- [24] Y. C. Yang, F. Pan, Q. Liu, M. Liu, and F. Zeng, "Fully room-temperature-fabricated nonvolatile resistive memory for ultrafast and high-density memory application," *Nano Lett.*, vol. 9, no. 4, pp. 1636–1643, Feb. 2009, doi: 10.1021/nl900006g.
- [25] S. Ezhilvalavan and T. Tseng, "Electrical properties of Ta<sub>2</sub>O<sub>5</sub> thin deposited on Cu," *Thin Solid Films*, vol. 360, pp. 268–273, Feb. 2000, doi: 10.1016/S0040-6090(99)00873-1.
- [26] H. B. Michaelson, "The work function of the elements and its periodicity," J. Appl. Phys., vol. 48, no. 11, pp. 4729–4733, 1977, doi: 10.1063/1.323539.
- [27] L.-Y. Chang, F. M. Simanjuntak, C.-L. Hsu, S. Chandrasekaran, and T.-Y. Tseng, "Suboxide interface induced digital-to-analog switching transformation in all Ti-based memristor devices," *Appl. Phys. Lett.*, vol. 117, no. 7, Aug. 2020, Art. no. 073504, doi: 10.1063/ 5.0014829.
- [28] M. Y. Chan, C. S. Lee, S. L. Lai, M. K. Fung, F. L. Wong, H. Y. Sun, K. M. Lau, and S. T. Lee, "Efficient organic photovoltaic devices using a combination of exciton blocking layer and anodic buffer layer," *J. Appl. Phys.*, vol. 100, no. 9, Nov. 2006, Art. no. 094506, doi: 10.1063/1.2363649.
- [29] P.-Y. Jung, D. Panda, S. Chandrasekaran, S. Rajasekaran, and T.-Y. Tseng, "Enhanced switching properties in  $TaO_x$  memristors using diffusion limiting layer for synaptic learning," *IEEE J. Electron Devices Soc.*, vol. 8, pp. 110–115, 2020, doi: 10.1109/JEDS.2020. 2966799.

4

218

219

220

222

223

224

225

226

227

228

229

230

231

232

238

239

240

241

251

252

253

254

AO:6

AQ:5 221

341

342

343

344

345

346