The University of Southampton
University of Southampton Institutional Repository

Fully parallel turbo decoding

Fully parallel turbo decoding
Fully parallel turbo decoding
A circuit performs a turbo detection process recovering data symbols from a received signal effected, during transmission, by a Markov process with effect that the data symbols are dependent on preceding data symbols represented as a trellis having a plurality of trellis stages. The circuit comprises processing elements, associated with trellis stages representing these dependencies and each configured to receive soft decision values corresponding to associated data symbols Each processing element configured, in one clock cycle to receive data representing a priori forward and backward state metrics, and a priori soft decision values for data symbols detected for the trellis stage. For each clock cycle of the turbo detection process, the circuit processes, for processing elements representing the trellis stages, the a priori information for associated data symbols detected for the trellis stage, and to provide extrinsic soft decision values corresponding to data symbols for a next clock cycle.
US10439645B2
United States Patent and Trademark Office
Maunder, Rob
76099323-7d58-4732-a98f-22a662ccba6c
Li, An
099fae06-fd69-4cab-933c-43a9b94ce1f1
Perez Andrade, Isaac
51aa4dad-b027-4b31-8cf7-1225889be1dc

Maunder, Rob, Li, An and Perez Andrade, Isaac (Inventors) (2019) Fully parallel turbo decoding. US10439645B2.

Record type: Patent

Abstract

A circuit performs a turbo detection process recovering data symbols from a received signal effected, during transmission, by a Markov process with effect that the data symbols are dependent on preceding data symbols represented as a trellis having a plurality of trellis stages. The circuit comprises processing elements, associated with trellis stages representing these dependencies and each configured to receive soft decision values corresponding to associated data symbols Each processing element configured, in one clock cycle to receive data representing a priori forward and backward state metrics, and a priori soft decision values for data symbols detected for the trellis stage. For each clock cycle of the turbo detection process, the circuit processes, for processing elements representing the trellis stages, the a priori information for associated data symbols detected for the trellis stage, and to provide extrinsic soft decision values corresponding to data symbols for a next clock cycle.

This record has no associated files available for download.

More information

Published date: 8 October 2019

Identifiers

Local EPrints ID: 474895
URI: http://eprints.soton.ac.uk/id/eprint/474895
PURE UUID: 4e3bc1d4-3181-4ef6-9b13-f78f7b185217
ORCID for Rob Maunder: ORCID iD orcid.org/0000-0002-7944-2615

Catalogue record

Date deposited: 06 Mar 2023 17:55
Last modified: 17 Mar 2024 03:14

Export record

Contributors

Inventor: Rob Maunder ORCID iD
Inventor: An Li
Inventor: Isaac Perez Andrade

Download statistics

Downloads from ePrints over the past year. Other digital versions may also be available to download e.g. from the publisher's website.

View more statistics

Atom RSS 1.0 RSS 2.0

Contact ePrints Soton: eprints@soton.ac.uk

ePrints Soton supports OAI 2.0 with a base URL of http://eprints.soton.ac.uk/cgi/oai2

This repository has been built using EPrints software, developed at the University of Southampton, but available to everyone to use.

We use cookies to ensure that we give you the best experience on our website. If you continue without changing your settings, we will assume that you are happy to receive cookies on the University of Southampton website.

×