The University of Southampton
University of Southampton Institutional Repository

Relaxation methods for analogue fault simulation

Relaxation methods for analogue fault simulation
Relaxation methods for analogue fault simulation

The fault simulation of analogue circuits is an inherently difficult problem because of the lack of a simple fault model and because analogue simulation is itself slow. This paper describes a technique in which faulty and fault-free circuits are simulated together, such that if the terminal voltages of an active device are the same for the faulty and fault-free circuit, the model values calculated for the fault-free simulation are reused in the faulty simulation. A simple example is given in which it is shown that some savings in the CPU time are possible. Suggestions for further development of the algorithm to give substantial CPU savings are given.

467-471
Zwolinski, M.
adfcb8e7-877f-4bd7-9b55-7553b6cb3ea0
Zwolinski, M.
adfcb8e7-877f-4bd7-9b55-7553b6cb3ea0

Zwolinski, M. (1995) Relaxation methods for analogue fault simulation. Proceedings of the 1995 20th International Conference on Microelectronics. Part 1 (of 2), , Nis, Serbia. 12 - 14 Sep 1995. pp. 467-471 .

Record type: Conference or Workshop Item (Paper)

Abstract

The fault simulation of analogue circuits is an inherently difficult problem because of the lack of a simple fault model and because analogue simulation is itself slow. This paper describes a technique in which faulty and fault-free circuits are simulated together, such that if the terminal voltages of an active device are the same for the faulty and fault-free circuit, the model values calculated for the fault-free simulation are reused in the faulty simulation. A simple example is given in which it is shown that some savings in the CPU time are possible. Suggestions for further development of the algorithm to give substantial CPU savings are given.

This record has no associated files available for download.

More information

Published date: 1995
Venue - Dates: Proceedings of the 1995 20th International Conference on Microelectronics. Part 1 (of 2), , Nis, Serbia, 1995-09-12 - 1995-09-14

Identifiers

Local EPrints ID: 475862
URI: http://eprints.soton.ac.uk/id/eprint/475862
PURE UUID: ed9ab8d2-fa84-456d-9f73-95e58201c5e3
ORCID for M. Zwolinski: ORCID iD orcid.org/0000-0002-2230-625X

Catalogue record

Date deposited: 29 Mar 2023 16:46
Last modified: 06 Jun 2024 01:32

Export record

Contributors

Author: M. Zwolinski ORCID iD

Download statistics

Downloads from ePrints over the past year. Other digital versions may also be available to download e.g. from the publisher's website.

View more statistics

Atom RSS 1.0 RSS 2.0

Contact ePrints Soton: eprints@soton.ac.uk

ePrints Soton supports OAI 2.0 with a base URL of http://eprints.soton.ac.uk/cgi/oai2

This repository has been built using EPrints software, developed at the University of Southampton, but available to everyone to use.

We use cookies to ensure that we give you the best experience on our website. If you continue without changing your settings, we will assume that you are happy to receive cookies on the University of Southampton website.

×