The University of Southampton
University of Southampton Institutional Repository

From self-test to self-repair

From self-test to self-repair
From self-test to self-repair

The principle of reconfiguring digital hardware for testing is now widely accepted. Built-in self-test is also now established technology. Self-testability can be thought of as a design objective, in a similar manner to speed, area and power. Thus high-level synthesis tools can be designed to explore a design space that includes testability and to search for optimal implementations. In this context, self-test would normally be performed off-line, but on-line test structures can also be created. Using high-level synthesis allows efficient reuse of resources for self-checking. A further design objective might be dynamic reconfiguration. By combining self-checking and self-reconfiguration, it is possible to create a fault-tolerant computing fabric. This paper describes our recent research in synthesis for self-test, self-checking, reconfiguration and self-repair.

Fault tolerance, Self-adjusting systems, Testability
1474-6670
17
59-64
International Federation of Automatic Control
Zwoliński, Mark
adfcb8e7-877f-4bd7-9b55-7553b6cb3ea0
Zwoliński, Mark
adfcb8e7-877f-4bd7-9b55-7553b6cb3ea0

Zwoliński, Mark (2006) From self-test to self-repair. In 3rd IFAC Workshop on Discrete-Event System Design, DESDes'06. vol. 39, International Federation of Automatic Control. pp. 59-64 . (doi:10.3182/20060926-3-pl-4904.00011).

Record type: Conference or Workshop Item (Paper)

Abstract

The principle of reconfiguring digital hardware for testing is now widely accepted. Built-in self-test is also now established technology. Self-testability can be thought of as a design objective, in a similar manner to speed, area and power. Thus high-level synthesis tools can be designed to explore a design space that includes testability and to search for optimal implementations. In this context, self-test would normally be performed off-line, but on-line test structures can also be created. Using high-level synthesis allows efficient reuse of resources for self-checking. A further design objective might be dynamic reconfiguration. By combining self-checking and self-reconfiguration, it is possible to create a fault-tolerant computing fabric. This paper describes our recent research in synthesis for self-test, self-checking, reconfiguration and self-repair.

This record has no associated files available for download.

More information

Published date: 2006
Additional Information: Funding Information: Much of the work described here has been undertaken by the following past and present PhD students: Manoj Singh Gaur, Petros Oikonomakos, Donald Esrafili-Gerdeh and Xiaoxuan She. Some of this work has been supported by EPSRC.
Keywords: Fault tolerance, Self-adjusting systems, Testability

Identifiers

Local EPrints ID: 477985
URI: http://eprints.soton.ac.uk/id/eprint/477985
ISSN: 1474-6670
PURE UUID: d60fb05a-4f7d-4b05-9b3f-35160d592520
ORCID for Mark Zwoliński: ORCID iD orcid.org/0000-0002-2230-625X

Catalogue record

Date deposited: 19 Jun 2023 16:40
Last modified: 18 Mar 2024 02:36

Export record

Altmetrics

Contributors

Author: Mark Zwoliński ORCID iD

Download statistics

Downloads from ePrints over the past year. Other digital versions may also be available to download e.g. from the publisher's website.

View more statistics

Atom RSS 1.0 RSS 2.0

Contact ePrints Soton: eprints@soton.ac.uk

ePrints Soton supports OAI 2.0 with a base URL of http://eprints.soton.ac.uk/cgi/oai2

This repository has been built using EPrints software, developed at the University of Southampton, but available to everyone to use.

We use cookies to ensure that we give you the best experience on our website. If you continue without changing your settings, we will assume that you are happy to receive cookies on the University of Southampton website.

×