Dataset supporting the publication "Efficient Deployment of Early-Exit DNN Architectures on FPGA Platforms"
Dataset supporting the publication "Efficient Deployment of Early-Exit DNN Architectures on FPGA Platforms"
Dataset supporting publication "Efficient Deployment of Early-Exit DNN Architectures on FPGA Platforms" presented at the conference: Design, Automation & Test in Europe Conference.
This dataset contains:
'Fig2a.csv': Data supporting Fig. 2 (a). Execution time in ms of the Dynamic Deep Neural Network on different platforms. (CPU, CPU+GPU, Jetson Xavier and FPGA Xilinx ZCU106)
'Fig2b.csv': Data supporting Fig. 2 (b). Energy consumption and needed power for the execution of the Dynamic Deep Neural network on different platforms. (CPU, CPU+GPU, Jetson Xavier and FPGA Xilinx ZCU106).
'Fig3.csv' : Data supporting Fig. 3 . Number of samples to be firstly correctly predicted after the execution of every layer on ResNet-32.
Related projects: Engineering and Physical Sciences Research Council (EPSRC) under EP/S030069/1
Licence: CC BY 4.0
Early-Exiting, Dynamic DNNs, FPGAs
University of Southampton
Dimitriou, Anastasios
02f87799-17dc-4271-96c3-8b30e64e659e
Merrett, Geoff
89b3a696-41de-44c3-89aa-b0aa29f54020
Hare, Jonathon
65ba2cda-eaaf-4767-a325-cd845504e5a9
Dimitriou, Anastasios
02f87799-17dc-4271-96c3-8b30e64e659e
Merrett, Geoff
89b3a696-41de-44c3-89aa-b0aa29f54020
Hare, Jonathon
65ba2cda-eaaf-4767-a325-cd845504e5a9
Dimitriou, Anastasios
(2023)
Dataset supporting the publication "Efficient Deployment of Early-Exit DNN Architectures on FPGA Platforms".
University of Southampton
doi:10.5258/SOTON/D2885
[Dataset]
Abstract
Dataset supporting publication "Efficient Deployment of Early-Exit DNN Architectures on FPGA Platforms" presented at the conference: Design, Automation & Test in Europe Conference.
This dataset contains:
'Fig2a.csv': Data supporting Fig. 2 (a). Execution time in ms of the Dynamic Deep Neural Network on different platforms. (CPU, CPU+GPU, Jetson Xavier and FPGA Xilinx ZCU106)
'Fig2b.csv': Data supporting Fig. 2 (b). Energy consumption and needed power for the execution of the Dynamic Deep Neural network on different platforms. (CPU, CPU+GPU, Jetson Xavier and FPGA Xilinx ZCU106).
'Fig3.csv' : Data supporting Fig. 3 . Number of samples to be firstly correctly predicted after the execution of every layer on ResNet-32.
Related projects: Engineering and Physical Sciences Research Council (EPSRC) under EP/S030069/1
Licence: CC BY 4.0
Archive
Datasets.rar
- Dataset
Text
D2885-README.txt
- Dataset
More information
Published date: 29 November 2023
Keywords:
Early-Exiting, Dynamic DNNs, FPGAs
Identifiers
Local EPrints ID: 492609
URI: http://eprints.soton.ac.uk/id/eprint/492609
PURE UUID: ae7893a6-7754-419c-a4d0-f44ce44386ee
Catalogue record
Date deposited: 07 Aug 2024 17:07
Last modified: 08 Aug 2024 01:42
Export record
Altmetrics
Contributors
Creator:
Anastasios Dimitriou
Research team head:
Geoff Merrett
Research team head:
Jonathon Hare
Download statistics
Downloads from ePrints over the past year. Other digital versions may also be available to download e.g. from the publisher's website.
View more statistics