

# Integration of Through-Sapphire Substrate Machining with Superconducting Quantum Processors

Narendra Acharya, Robert Armstrong, Yashwanth Balaji, Kevin G. Crawford, James C. Gates, Paul C. Gow, Oscar W. Kennedy, Renuka Devi Pothuraju, Kowsar Shahbazi, and Connor D. Shelly\*

A sapphire machining process integrated with intermediate-scale quantum processors is demonstrated. The process allows through-substrate electrical connections, necessary for low-frequency mode-mitigation, as well as signal-routing, which are vital as quantum computers scale in qubit number, and thus dimension. High-coherence qubits are required to build fault-tolerant quantum computers and so material choices are an important consideration when developing a qubit technology platform. Sapphire, as a low-loss dielectric substrate, has shown to support high-coherence qubits. In addition, recent advances in material choices such as tantalum and titanium-nitride, both deposited on a sapphire substrate, have demonstrated qubit lifetimes exceeding 0.3 ms. However, the lack of any process equivalent of deep-silicon etching to create through-substrate-vias in sapphire, or to inductively shunt large dies, has limited sapphire to small-scale processors, or necessitates the use of chiplet architecture. Here, a sapphire machining process that is compatible with high-coherence qubits is presented. This technique immediately provides a means to scale quantum processing units (QPUs) with integrated mode-mitigation, and provides a route toward the development of through-sapphire-vias, both of which allow the advantages of sapphire to be leveraged as well as facilitating the use of sapphire-compatible materials for large-scale QPUs.

## 1. Introduction

To progress toward fault-tolerant quantum computing large numbers of qubits are required. Superconducting qubits present a promising platform with which to scale quantum processors.<sup>[1–3]</sup> As processor qubit number increases, typically the dimensions of the processors also increase. With this scaling, the size of the quantum processing unit (QPU) can become physically large enough that the dimensions of the cavity or enclosure which houses the processor can support modes that are commensurate with the qubit frequencies. Multiple approaches to avoid these spurious modes have been implemented: on typical planar devices separated ground planes can be inductively shunted with airbridges,<sup>[4]</sup> or connected with through-substrate-vias (TSVs).<sup>[5–7]</sup> Low-frequency cavity modes can be avoided by ensuring that the cavities are small enough such that these modes cannot be supported. To this end, quantum processors have been divided into chiplets with each chiplet housed in smaller ( $\approx 1$  cm) cavities. The processors can also be housed in inductively shunted cavities.<sup>[8,9]</sup>

Spring et al. demonstrated an architecture that provides this inductive shunting by means of a conducting pillar passing through an aperture in the substrate and connecting the top and bottom walls of the enclosure.<sup>[10]</sup> TSVs and inductively shunted cavities both require electrical connections to pass through the substrate of the QPU, a critical capability to scale the size of QPUs.

Despite the technological importance of superconducting qubits, they rely on a small number of critical materials. With few exceptions, high-performance qubits have superconducting pads made from aluminum (Al),<sup>[1,11,12]</sup> niobium (Nb),<sup>[13]</sup> tantalum (Ta),<sup>[14,15]</sup> and titanium-nitride (TiN)<sup>[16]</sup> or nitrides of the previously listed metals.<sup>[17]</sup> The Josephson junctions (JJs) are typically made from Al/AlO<sub>x</sub>/Al tunnel barriers and they are manufactured on high resistivity silicon or sapphire substrates. Although both substrates are currently compatible with state-of-the-art performance, sapphire is incompatible with large-scale integration as there are no processes that allow the through-substrate

N. Acharya, R. Armstrong, Y. Balaji, K. G. Crawford, O. W. Kennedy, R. D. Pothuraju, K. Shahbazi, C. D. Shelly  
 Oxford Quantum Circuits  
 Thames Valley Science Park  
 Shinfield, Reading RG2 9LH, UK  
 E-mail: [cshelly@oqc.tech](mailto:cshelly@oqc.tech)

J. C. Gates, P. C. Gow  
 Optoelectronics Research Centre  
 University of Southampton  
 Southampton SO17 1BJ, UK

 The ORCID identification number(s) for the author(s) of this article can be found under <https://doi.org/10.1002/adma.202411780>

© 2025 The Author(s). Advanced Materials published by Wiley-VCH GmbH. This is an open access article under the terms of the [Creative Commons Attribution](https://creativecommons.org/licenses/by/4.0/) License, which permits use, distribution and reproduction in any medium, provided the original work is properly cited.

DOI: 10.1002/adma.202411780

electrical connections required for mode mitigation. Historically, this has left just one viable substrate material, silicon, which has been used to integrate many complex 3D layered devices.<sup>[5,6,18]</sup>

High-coherence qubits have been manufactured on silicon substrates; records include  $T_1 \sim 300 \mu\text{s}$  using capped Nb films,<sup>[13]</sup>  $T_1 \sim 200 \mu\text{s}$  using uncapped Nb films<sup>[19]</sup> and  $T_1 \sim 270 \mu\text{s}$  using Al films.<sup>[11]</sup> Whereas on sapphire substrates records include  $T_1 = 300 - 400 \mu\text{s}$  using TiN films<sup>[16]</sup> and  $T_1 = 300 - 400 \mu\text{s}$  using Ta films.<sup>[14,15]</sup> In the case of tantalum, high-coherence qubits have only been shown on sapphire. Dielectric loss measurements of sapphire performed at mK show record loss tangents with crystals grown by the heat-exchanger method (HEM) reporting  $\tan\delta_{\text{bulk}} = 1.9 \times 10^{-8}$ .<sup>[20]</sup> High quality silicon is also likely a very low-loss substrate as shown by the coherence values referred to above.<sup>[11,13,19]</sup> To the authors best knowledge the lowest reported values of the bulk dielectric constant being  $\tan\delta_{\text{bulk}} = 2.7 \times 10^{-6}$ <sup>[21]</sup> however more investigation of this platform will likely revise this number downward. Which substrate will eventually become the substrate of choice is an open question and may be driven by loss mechanisms yet to be determined. For instance, acceptor losses in silicon may provide a hard-to-engineer loss mechanism.<sup>[22]</sup>

As sapphire offers a low-loss platform for high-coherence qubits, a route toward scaling and mitigating the modes that come with increased chip dimension is required. In this work, we demonstrate a complete end-to-end manufacturing process of an Oxford Quantum Circuits (OQC) 32-qubit QPU “Toshiko” integrated with through-sapphire machining to incorporate through-sapphire pillars which inductively shunt the QPU enclosure for mode-mitigation purposes. The demonstration of high-coherence qubits on a sapphire substrate that has undergone a computer numerical control (CNC) machining process effectively unlocks sapphire as a technologically relevant platform to scale superconducting qubits.

## 2. Results

### 2.1. Qubit Fabrication and Sapphire Machining Integration

The qubits used in this work are coaxmons - an architecture that necessitates fabricating on both sides of a wafer. The coaxmon is an implementation of the transmon whereby the qubit has a coaxial geometry and is fabricated on one side of a substrate while a corresponding readout resonator is a lumped LC spiral resonator and is fabricated on the other side of the substrate aligned to the qubit.<sup>[23]</sup> Each qubit cell is capacitively coupled to control and readout ports, and may be scaled to large 2D qubit arrays. See **Figure 1** for examples of each constituent component of the coaxmon.

Integration of TSVs in silicon is usually achieved using high aspect ratio chemical etch process such as deep reactive ion etching (DRIE).<sup>[24]</sup> As sapphire is inert to most physical and chemical etching, the high aspect ratio etching processes used ubiquitously for silicon TSVs do not exist for sapphire.<sup>[25]</sup> However, it is possible to create apertures in sapphire using a laser beam in a process known as laser drilling.<sup>[26]</sup> The material removal during laser drilling is an ablative process with a large amount of energy deposited into the substrate which heats the area around the drilling site.<sup>[27]</sup> Due to the extent of this heating we have found


laser drilling to be difficult to integrate with our manufacturing process. For more details see Supplemental Material III.

An alternative to etching and laser drilling to create apertures or vias in silicon is CNC machining. Apertures in silicon achieved using CNC machining has been demonstrated on 4-qubit devices,<sup>[10]</sup> with qubit coherence times in excess of 100  $\mu\text{s}$ .

Despite sapphire's high hardness and relatively low fracture toughness which makes it challenging to process via physical machining, we successfully demonstrate the use of CNC machining as an alternative to plasma etching processes and laser drilling to create through-sapphire apertures. The apertures were CNC machined in the sapphire using a Loxham Precision  $\mu 6$  micro-milling system. A diamond micro-grain tool measuring 600  $\mu\text{m}$  in diameter, was used to form 1 mm diameter apertures following a helical toolpath. The 600  $\mu\text{m}$  tool size was chosen to allow clearance for evacuation of debris during machining. The spindle speed used was 125 000 rpm. During drilling, the substrate and grinding pin are actively cooled using deionised (DI) water ( $\approx 0.1 \text{ l min}^{-1}$  of DI water); this keeps the grinding pin cool, but also mitigates the heating of the Josephson junctions and protective coatings. The substrate is coated in a series of charge mitigation and photoresist layers to protect the nanofabricated circuits from electrostatic damage as well as machining debris. The drilling takes  $\approx 3$  mins per hole. Note that heat affecting the JJs can be avoided by machining the apertures in advance of fabricating the JJs. However, the resulting resist inhomogeneity due to apertures being present during resist-spinning leads to devices with increased wafer-scale resistance spread. This is in-line with the results of Muthusubramanian et al.<sup>[28]</sup> where they performed a study of both Dolan Bridge and Manhattan style Josephson junctions with and without integrated TSVs. They showed that in both styles of JJs the wafer-scale resistance spread is increased on a TSV-integrated substrate and is attributed to an increase in resist-height variation on the TSV-integrated substrates when compared to planar substrates.

### 2.2. Josephson Junction Sensitivity to Machining

To determine the robustness of the Josephson junctions to the drilling process, a test wafer was fabricated with JJs placed in a radial pattern surrounding where the substrate machining would be performed. The pattern was made to determine if there was a higher incidence of failures close to the drilling site, as well as to determine if the machining processes causes any residual heating that can affect the junctions due to heat-induced accelerated aging.<sup>[29]</sup> **Figure 2a** shows the radial JJ test dies with an  $\approx 1$  mm diameter aperture machined in the center. **Figure 2b,c** shows the resistance color-maps before and after the substrate machining process, respectively. Failure mechanisms such as open-circuits and short-circuits are recorded. Damage from sapphire chipping is also recorded in the post-machined map (c). The histograms in **Figure 2d** confirm that the increase in JJ resistance spread after the drilling process is small ( $\sigma = 2.4 \%$  before drilling and  $\sigma = 2.6 \%$  after drilling). We see no clear spatial dependence of the JJs resistance change in relation to the aperture machining site. The fabrication JJ yield (JJs not short-circuit or open-circuit) of the devices shown in **Figure 2b** was 98.9 %. After the drilling 14 JJs could not be measured due to chipping of the pads very close to




**Figure 1.** a) Schematic of sapphire QPU with through-substrate machining. Pillars extrude from enclosure base protruding through the sapphire QPU and make electrical contact with the enclosure lid. Constituent components of a substrate-drilled coaxmon-based QPU: b) The qubit electrodes are fabricated on the top side of the wafer using a combination of e-beam deposition, photolithography and etching processes. c) The lumped LC spiral resonator is similarly fabricated on the back side of the wafer. d) An atomic force microscope (AFM) image of the Dolan bridge Josephson junction. The Josephson junction is defined by electron-beam lithography and fabricated using a typical double-angle shadow evaporation technique on the top side of the wafer forming the qubit cell. e) Shows a micrograph of a drilled aperture in sapphire in close vicinity to the qubit lattice. The drilling is performed after all of the fabrication is complete, but prior to wafer dicing. The qubit and resonator outer diameters are 1 mm. f) Shows a profile micrograph of a cleaved sapphire die post-machining (cleaved through the middle of the aperture). The ridge in the middle of the aperture is due to tool wear. The diameter of the aperture is  $\approx 1$  mm. The thickness of the sapphire is  $\approx 500 \mu\text{m}$ .

the drill location. No additional short-circuit or open-circuits were caused by the drilling in this die. (We note that in a co-drilled die an additional 4 short-circuits were measured post-drilling, representing a 99.3 % drilling success rate).

### 2.3. Full Wafer QPU Production and Coherence Measurements

For our 32Q QPU manufacturing, we use 3" double-sided-polished sapphire as the substrate. The aperture machining pro-

cess is performed after fabrication. The wafer is then diced into individual QPUs prior to final cleaning. The electrical resistance of the Josephson junctions are measured using a probe station to ascertain if any of the JJs have become damaged (for instance a short-circuit or open-circuit). **Figure 3a** shows a histogram of resistance values measured on a representative 3" wafer of Toshiko 32Q QPUs with a spread of resistance values  $\sigma = 3.1\%$ . Resistance spread is computed by first grouping qubits by frequency target, finding the median resistance value in each group and computing the percentage deviation of the resistance of the



**Figure 2.** The figure demonstrates the robustness of the Josephson junctions to the mechanical drilling process. a) A micrograph of a radial test pattern of Josephson junctions. A 1 mm aperture was machined through the sapphire in close vicinity to the junctions. The aperture is surrounded by 56 JJs in a radial pattern. b) A composite resistance color-map of 10 drilled apertures before machining. The JJ resistances are measured prior to drilling and any failures such as a short-circuit or an open-circuit are recorded (shown as orange and red on the colormap respectively). c) JJ resistance measurements of the same die after aperture machining. Any additional JJ failures are recorded. In addition, we record JJs that were unmeasurable due to chipping of the sapphire. d) Histograms of the JJ resistances prior to, and after, the sapphire machining process. Prior to machining the resistance spread is  $\sigma = 2.4\%$ . After the machining, the resistance spread is slightly increased to  $\sigma = 2.6\%$ . Note that there is also a shift of the die median after machining. This shift in resistance may be due to the time between subsequent measurements (known as aging), as a result of the machining itself, or a combination of both effects.


junction in each qubit from the median of its group. We then create a histogram of the resulting percentage distribution with 50 bins from  $-20$  to  $+20\%$  and fit a normal distribution to the histogram, reporting the standard deviation of the normal distribution. Note that the resistances presented are measured at the end of the full manufacturing process, inclusive of fabrication, sapphire aperture machining, and dicing. This demonstrates that our process is able to produce wafer-scale Josephson junction spread commensurate with state-of-the-art values whilst incorporating additional machining of the QPU. Recent improvements in our Josephson junction fabrication have reduced this spread to  $2.4\%$  at  $3''$  wafer-scale (see Section SI, Supporting Information) without any JJ post-processing such as laser-tuning,<sup>[30]</sup> electron-beam-tuning,<sup>[31]</sup> or voltage-tuning.<sup>[32]</sup>

To demonstrate that the sapphire machining process is compatible with the manufacture of high-coherence qubits and QPUs, measurements of  $T_1$  and  $T_{2e}$  coherence statistics for three QQC Toshiko 32Q QPUs are presented. The Toshiko 32Q QPU has eight 1 mm apertures machined through the sapphire substrate allowing conducting pillars to pass through the substrate

to connect the top and bottom of the QPU cavity. This forms the inductive shunt which allows the formation of architectures that enable cavity mode mitigation as discussed in Section 1.<sup>[9,10]</sup>

The  $T_1$  relaxation time and  $T_{2e}$  coherence times statistics are presented for the Toshiko 32Q QPUs as shown in Figure 3b,c respectively. As per coherence-reporting best-practice, median values of a statistically significant number of coherence measurements are reported.<sup>[33]</sup> Each data point in the plot represents a single qubit and the value plotted is a median of 50+ decay time measurements. The full-QPU median values are presented in Table 1.

The single-qubit-median best values are  $T_1 = 127\ \mu\text{s}$  and  $T_{2e} = 176\ \mu\text{s}$ . Also notable are the single-qubit-median worst values where  $T_1 = 40\ \mu\text{s}$  and  $T_{2e} = 42\ \mu\text{s}$  representing 60%, and 47%, of the ensemble median values of a total of 96 qubits. The absence of qubits with anomalously low coherence is highly desirable for QPUs, as it means that algorithmic chains are not broken by error hot-spots. The coherence times reported here are in-line with those on silicon substrates in pillar-integrated packages at smaller scale as demonstrated in Spring et al.,<sup>[10]</sup> as well



**Figure 3.** a) Histogram of Josephson junction resistances measured on a  $3''$  wafer of Toshiko 32Q QPUs. The histogram is a composite of three sets of JJs normalized to their median, or target value  $R_{\text{target}}$ , showing spread in resistance of  $3.1\%$ . The resistances are measured at the end of the full fabrication process inclusive of both sapphire aperture machining, and dicing; thus the spread represents the full end-to-end QPU process. b) Boxplots of  $3 \times 32\text{Q}$  QPU  $T_1$  relaxation times. Each circle is a median value for 50+ measurements. c) Boxplots of  $3 \times 32\text{Q}$  QPU  $T_{2e}$  coherence times. Each circle is a median value for 50+ measurements. characteristic decay times. The full-QPU median values are shown in Table 1.

**Table 1.** Table presents the  $T_1$  and  $T_{2e}$  coherence data from 3 Toshiko QPUs. Full-QPU median values are shown for each characteristic decay time.

QPU	$T_1$ [μs]	$T_{2e}$ [μs]
Toshiko-1	66.4 ± 13.5	88.6 ± 19.5
Toshiko-2	69.2 ± 12.0	105.2 ± 21.3
Toshiko-3	69.4 ± 19.5	102.6 ± 28.6

with uncoupled qubit coherence values from OQC 8Q devices as shown in Ref. [31]. The coherence times are an improvement over OQC's previous generation Lucy 8Q QPU<sup>[34]</sup> despite scaling in qubit count, die size, and integrating the additional sapphire machining process steps. As the coherence numbers reported in Figure 3 are from a Toshiko-generation quantum computer, coupling rates are targeted for aggregate performance i.e. gate and readout fidelities. It is likely that by reducing coupling rates these coherence times could be further improved, showing the ultimate material-platform limit of our end-to-end process and the numbers presented are a lower bound on this. We can place limits on drilling-related losses by comparing the coherence results presented in Figure 3 to those presented in Ref. [31] for an un-drilled coaxmon chip made with a similar material platform which showed median  $T_1$  of  $\approx 100$  μs. Assuming that any reduction in  $T_1$  is from material damage caused by drilling, we infer an upper bound on drilling-related loss of  $1/212$  μs<sup>-1</sup>, however the presence of qubits with  $T_1$  times substantially above the median in Figure 3 indicates that it is unlikely that it is as high as this. Our material platform is likely limited by materials surfaces, metal quality, and buried oxides formed during fabrication. Addressing each of these loss mechanisms is compatible with our drilling process.

### 3. Discussion

We have demonstrated a technique to create through-sapphire apertures and have integrated this with a 32-qubit QPU. We demonstrate high yield of the Josephson junctions following the full fabrication flow and the post-fabrication drilling and dicing. We have shown by measurements of  $T_1$  and  $T_{2e}$  coherence statistics for our Toshiko 32Q QPU processor that the mechanical drilling technique is compatible with a high-coherence qubit platform. This work creates an opportunity for the quantum computing field to further explore promising low-loss dielectric substrates such as sapphire. As such, it encourages further development of material platforms such as tantalum (deposited on sapphire) as they now can also be scaled further. Although we demonstrate the through-sapphire apertures for the purpose of inductive shunt package integration, the results are promising for future development of through-sapphire-vias, specifically for the purpose of signal routing and delivery. We demonstrate proof-of-principle vias using electron-beam evaporation in Section S2 (Supporting Information). This work also unlocks the potential for sapphire as a low-loss dielectric for QPU-adjacent quantum interposers.

### 4. Experimental Section

**Fabrication:** The qubits were fabricated on 3" double-sided-polished sapphire. Aluminium was deposited on one side of the wafer and then qubit electrodes were formed using photolithography and etching. The process was repeated on the back side of the wafer to form the coaxial resonators. Finally the Josephson junctions were fabricated using a typical Dolan Bridge double-angle shadow evaporation deposition.<sup>[35]</sup> The QPUs were then machined using the Loxham CNC before being diced into individual QPU dies.

### Supporting Information

Supporting Information is available from the Wiley Online Library or from the author.

### Acknowledgements

The authors extend their thanks to the entire OQC Team for their contributions to the quantum computing stack, which was instrumental in this work. Specifically the authors acknowledge the OQC Toshiko Team for the coherence measurements used as part of this work. Thanks to Jonathan Burnett and Brian Vlastakis for their review of this manuscript. The authors thank Rais Shaikhaidarov and Phil Meeson for their support at the Royal Holloway University of London SuperFab Facility. The authors thank Nadeem Rizvi and Laser Micromachining Ltd for useful discussions around laser drilling as well as carrying out the laser drilling. P.G.C. and J.C.G. would like to acknowledge the following funding from the Engineering and Physical Sciences Research Council (EP/M013243/1, EP/T001062/1, and EP/W024772/1).

### Conflict of Interest

We have submitted a patent filing on part of the fabrication flow.

### Author Contributions

K.S., N.A., Y.B., R.F.A., K.G.C., and R.D.P. fabricated the devices and QPUs, carried out the JJ resistance measurements, and performed the microscopy. PCG and JCG developed the sapphire machining process. KS, NA, YB, RFA, KGC, RDP, OWK, and CDS developed the process flow to integrate the aperture machining with QPUs and JJs. PCG carried out the aperture machining. YB and CDS oversaw machining of the QPUs and JJs. KS, OWK, and CDS performed the analysis on the data. KS developed and fabricated the aperture metalisation via proof-of-principle. CDS wrote the manuscript with significant input from KS and OWK. CDS led the project.

### Data Availability Statement

The data that support the findings of this study are available from the corresponding author upon reasonable request.

### Keywords

dielectric, Josephson junctions, machining, nanofabrication, qubits

Received: August 9, 2024

Revised: December 11, 2024

Published online: January 19, 2025

- [1] F. Arute, K. Arya, R. Babbush, D. Bacon, J. C. Bardin, R. Barends, R. Biswas, S. Boixo, F. G. S. L. Brandao, D. A. Buell, B. Burkett, Y. Chen, Z. Chen, B. Chiaro, R. Collins, W. Courtney, A. Dunsworth, E. Farhi, B. Foxen, A. Fowler, C. Gidney, M. Giustina, R. Graff, K. Guerin, S. Habegger, M. P. Harrigan, M. J. Hartmann, A. Ho, M. Hoffmann, T. Huang, et al., *Nature* **2019**, 574, 505.
- [2] S. Bravyi, O. Dial, J. M. Gambetta, D. Gil, Z. Nazario, *J. Appl. Phys.* **2022**, 132, 160902.
- [3] R. Acharya, I. Aleiner, R. Allen, T. I. Andersen, M. Ansmann, F. Arute, K. Arya, A. Asfaw, J. Atalaya, R. Babbush, D. Bacon, J. C. Bardin, J. Basso, A. Bengtsson, S. Boixo, G. Bortoli, A. Bourassa, J. Bovaird, L. Brill, M. Broughton, B. B. Buckley, D. A. Buell, T. Burger, B. Burkett, N. Bushnell, Y. Chen, Z. Chen, B. Chiaro, J. Cogan, R. Collins, et al., *Nature* **2023**, 614, 676.
- [4] Z. Chen, A. Megrant, J. Kelly, R. Barends, J. Bochmann, Y. Chen, B. Chiaro, A. Dunsworth, E. Jeffrey, J. Y. Mutus, P. J. J. O'Malley, C. Neill, P. Roushan, D. Sank, A. Vainsencher, J. Wenner, T. C. White, A. N. Cleland, J. M. Martinis, *Appl. Phys. Lett.* **2014**, 104, 052602.
- [5] D. R. W. Yost, M. E. Schwartz, J. Mallek, D. Rosenberg, C. Stull, J. L. Yoder, G. Calusine, M. Cook, R. Das, A. L. Day, E. B. Golden, D. K. Kim, A. Melville, B. M. Niedzielski, W. Woods, A. J. Kerman, W. D. Oliver, *npj Quantum Inf.* **2020**, 6, 59.
- [6] M. Vahidpour, W. O'Brien, J. T. Whyland, J. Angeles, J. Marshall, D. Scarabelli, G. Crossman, K. Yadav, Y. Mohan, C. Bui, V. Rawat, R. Renzas, N. Vodrahalli, A. Bestwick, C. Rigetti, *arXiv preprint arXiv:1708.02226* **2017**.
- [7] J. Alfaro-Barrantes, M. Mastrangeli, D. Thoen, S. Visser, J. Bueno, J. Baselmans, P. Sarro, *IEEE Electron Device Lett.* **2020**, 41, 1114.
- [8] C. E. Murray, D. W. Abraham, *Appl. Phys. Lett.* **2016**, 108, 084101.
- [9] P. A. Spring, T. Tsunoda, B. Vlastakis, P. J. Leek, *Phys. Rev. Appl.* **2020**, 14, 024061.
- [10] P. A. Spring, S. Cao, T. Tsunoda, G. Campanaro, S. Fasciati, J. Wills, M. Bakr, V. Chidambaram, B. Shteynas, L. Carpenter, P. Gow, J. Gates, B. Vlastakis, P. J. Leek, *Sci. Adv.* **2022**, 8, eabl6698.
- [11] J. Biznárová, A. Osman, E. Rehnman, L. Chayanun, C. Križan, P. Malmberg, M. Rommel, C. Warren, P. Delsing, A. Yurgens, J. Bylander, A. F. Roudsari, *npj Quantum Inf.* **2023**, 10, 78.
- [12] A. Osman, J. Fernández-Pendás, C. Warren, S. Kosen, M. Scigliuzzo, A. Frisk Kockum, G. Tancredi, A. Fadavi Roudsari, J. Bylander, *Phys. Rev. Res.* **2023**, 5, 043001.
- [13] M. Bal, A. A. Murthy, S. Zhu, F. Crisa, X. You, Z. Huang, T. Roy, J. Lee, D. v. Zanten, R. Pilipenko, I. Nekrashevich, A. Lunin, D. Bañá, Y. Krasnikova, C. J. Kopas, E. O. Lachman, D. Miller, J. Y. Mutus, M. J. Reagor, H. Cansizoglu, J. Marshall, D. P. Pappas, K. Vu, K. Yadavalli, J.-S. Oh, L. Zhou, M. J. Kramer, F. Lecocq, D. P. Goronzy, C. G. Torres-Castaneda, et al., *npj Quantum Inf.* **2024**, 10, 43.
- [14] A. P. M. Place, L. V. H. Rodgers, P. Mundada, B. M. Smitham, M. Fitzpatrick, Z. Leng, A. Premkumar, J. Bryon, A. Vrajitoarea, S. Sussman, G. Cheng, T. Madhavan, H. K. Babla, X. H. Le, Y. Gang, B. Jäck, A. Gyenis, N. Yao, R. J. Cava, N. P. de Leon, A. A. Houck, *Nat. Commun.* **2021**, 12, 1779.
- [15] C. Wang, X. Li, H. Xu, Z. Li, J. Wang, Z. Yang, Z. Mi, X. Liang, T. Su, C. Yang, G. Wang, W. Wang, Y. Li, M. Chen, C. Li, K. Linghu, J. Han, Y. Zhang, Y. Feng, Y. Song, T. Ma, J. Zhang, R. Wang, P. Zhao, W. Liu, G. Xue, Y. Jin, H. Yu, *npj Quantum Inf.* **2022**, 8, 3.
- [16] H. Deng, Z. Song, R. Gao, T. Xia, F. Bao, X. Jiang, H.-S. Ku, Z. Li, X. Ma, J. Qin, H. Sun, C. Tang, T. Wang, F. Wu, W. Yu, G. Zhang, X. Zhang, J. Zhou, X. Zhu, Y. Shi, H.-H. Zhao, C. Deng, *Phys. Rev. Appl.* **2023**, 19, 024013.
- [17] S. Kim, H. Terai, T. Yamashita, W. Qiu, T. Fuse, F. Yoshihara, S. Ashhab, K. Inomata, K. Semba, *Commun. Mater.* **2021**, 2, 98.
- [18] T. M. Hazard, W. Woods, D. Rosenberg, R. Das, C. F. Hirjibehedin, D. K. Kim, J. M. Knecht, J. Mallek, A. Melville, B. M. Niedzielski, K. Serniak, K. M. Sliwa, D. R. W. Yost, J. L. Yoder, W. D. Oliver, M. E. Schwartz, *Appl. Phys. Lett.* **2023**, 123, 154004.
- [19] S. Kono, J. Pan, M. Chegnizadeh, X. Wang, A. Youssefi, M. Scigliuzzo, T. J. Kippenberg, *Nat. Commun.* **2024**, 15, 3950.
- [20] A. P. Read, B. J. Chapman, C. U. Lei, J. C. Curtis, S. Ganjam, L. Krazzman, L. Frunzio, R. J. Schoelkopf, *Phys. Rev. Appl.* **2023**, 19, 034064.
- [21] M. Checchin, D. Frolov, A. Lunin, A. Grassellino, A. Romanenko, *Phys. Rev. Appl.* **2022**, 18, 034013.
- [22] Z.-H. Zhang, K. Godeneli, J. He, M. Odeh, H. Zhou, S. Meesala, A. Sipahigil, *Phys. Rev. X* **2024**, 14, 041022.
- [23] J. Rahamim, T. Behrle, M. Peterer, A. D. Patterson, P. A. Spring, T. Tsunoda, R. Manenti, G. Tancredi, P. J. Leek, *Appl. Phys. Lett.* **2017**, 110, 222602.
- [24] B. Wu, A. Kumar, S. Pamarthy, *J. Appl. Phys.* **2010**, 108, 051101.
- [25] K. Grigoras, N. Yurttagül, J.-P. Kaikkonen, E. T. Mannila, P. Eskelinen, D. P. Lozano, H.-X. Li, M. Rommel, D. Shiri, N. Tiencken, S. Simbierowicz, A. Ronzani, J. Hättinen, D. Datta, V. Vesterinen, L. Grönberg, J. Biznárová, A. F. Roudsari, S. Kosen, A. Osman, M. Prunnila, J. Hassel, J. Bylander, J. Govenius, *IEEE Trans. Quant. Eng.* **2022**, 3, 1.
- [26] W. Schulz, U. Eppelt, R. Poprawe, *J. Laser Appl.* **2013**, 25, 012006.
- [27] X. Jia, Y. Chen, L. Liu, C. Wang, J. Duan, *Nanomaterials* **2022**, 12, 2.
- [28] N. Muthusubramanian, M. Finkel, P. Duivestijn, C. Zachariadis, S. L. M. van der Meer, H. M. Veen, M. W. Beekman, T. Stavenga, A. Bruno, L. DiCarlo, *Quantum Sci. Technol.* **2024**, 9, 025006.
- [29] J. M. Kreikebaum, K. P. O'Brien, A. Morvan, I. Siddiqi, *Supercond. Sci. Technol.* **2020**, 33, 06LT02.
- [30] J. B. Hertzberg, E. J. Zhang, S. Rosenblatt, E. Magesan, J. A. Smolin, J.-B. Yau, V. P. Adiga, M. Sandberg, M. Brink, J. M. Chow, J. S. Orcutt, *npj Quantum Inf.* **2020**, 7, 129.
- [31] Y. Balaji, N. Acharya, R. Armstrong, K. G. Crawford, S. Danilin, T. Dixon, O. W. Kennedy, R. D. Pothuraju, K. Shahbazi, C. D. Shelly, *arXiv:2402.17395* **2024**.
- [32] D. P. Pappas, M. Field, C. Kopas, J. A. Howard, X. Wang, E. Lachman, L. Zhou, J. Oh, K. Yadavalli, E. A. Sete, A. Bestwick, M. J. Kramer, J. Y. Mutus, *Commun. Mater.* **2024**, 5, 150.
- [33] J. J. Burnett, A. Bengtsson, M. Scigliuzzo, D. Niepce, M. Kudra, P. Delsing, J. Bylander, *npj Quantum Inf.* **2019**, 5, 54.
- [34] Oxford Quantum Circuits, <https://aws.amazon.com/braket/quantum-computers/oqc/> (accessed: November 2023).
- [35] G. J. Dolan, *Appl. Phys. Lett.* **1977**, 31, 337.