Design of a single-event upset tolerant low-power double-tail comparator
Design of a single-event upset tolerant low-power double-tail comparator
Comparators have been optimized for quick decision-making and reduction of dynamic power consumption through years of research by incorporating strong positive feedback latches. However, these advancements can make double-tail dynamic comparators more susceptible to single-event effects (SEEs). In this work, we present a new comparator design that is hardened against these radiation effects. The proposed design is a modified version of a low-voltage, low-power double-tail comparator, designed in a 180 nm technology node, and it can achieve high levels of SEE tolerance with an acceptable degree of trade-off in area, delay, and power consumption. The proposed comparator is shown to have superior SEE tolerance compared to a radiation-hardened conventional double-tail comparator with a similar electrical performance designed in the same technology node, and the proposed design's functionality is proven by post-layout simulations across extreme simulation corners, combining process corners with temperature and supply voltage variations.
Cirakoglu, Ahmet
7b35c132-51d7-4145-b0ad-0fe4af694df3
Serb, Alex
f2d79cd8-868c-48d8-b98d-1089cd00eda9
Zwolinski, Mark
adfcb8e7-877f-4bd7-9b55-7553b6cb3ea0
27 June 2025
Cirakoglu, Ahmet
7b35c132-51d7-4145-b0ad-0fe4af694df3
Serb, Alex
f2d79cd8-868c-48d8-b98d-1089cd00eda9
Zwolinski, Mark
adfcb8e7-877f-4bd7-9b55-7553b6cb3ea0
Cirakoglu, Ahmet, Serb, Alex, Humood, Khaled, Zwolinski, Mark and Prodromakis, Themis
(2025)
Design of a single-event upset tolerant low-power double-tail comparator.
In ISCAS 2025 - IEEE International Symposium on Circuits and Systems, Proceedings.
IEEE.
5 pp
.
(doi:10.1109/ISCAS56072.2025.11043819).
Record type:
Conference or Workshop Item
(Paper)
Abstract
Comparators have been optimized for quick decision-making and reduction of dynamic power consumption through years of research by incorporating strong positive feedback latches. However, these advancements can make double-tail dynamic comparators more susceptible to single-event effects (SEEs). In this work, we present a new comparator design that is hardened against these radiation effects. The proposed design is a modified version of a low-voltage, low-power double-tail comparator, designed in a 180 nm technology node, and it can achieve high levels of SEE tolerance with an acceptable degree of trade-off in area, delay, and power consumption. The proposed comparator is shown to have superior SEE tolerance compared to a radiation-hardened conventional double-tail comparator with a similar electrical performance designed in the same technology node, and the proposed design's functionality is proven by post-layout simulations across extreme simulation corners, combining process corners with temperature and supply voltage variations.
Text
Design_of_a_Single_Event_Upset_Tolerant_Low_Power_Double_Tail_Comparator-1
More information
Published date: 27 June 2025
Venue - Dates:
2025 IEEE International Symposium on Circuits and Systems, ISCAS 2025, , London, United Kingdom, 2025-05-25 - 2025-05-28
Identifiers
Local EPrints ID: 510542
URI: http://eprints.soton.ac.uk/id/eprint/510542
ISSN: 0271-4310
PURE UUID: bd3f9503-4beb-4f7e-8939-e484d80782d3
Catalogue record
Date deposited: 13 Apr 2026 16:41
Last modified: 15 Apr 2026 01:33
Export record
Altmetrics
Contributors
Author:
Ahmet Cirakoglu
Author:
Alex Serb
Author:
Khaled Humood
Author:
Mark Zwolinski
Author:
Themis Prodromakis
Download statistics
Downloads from ePrints over the past year. Other digital versions may also be available to download e.g. from the publisher's website.
View more statistics