A lock-step synchronization algorithm for logic simulation in a multi-solver environment


Kazmierski, T. J., Wang, X. and Mrcarica, Z. (1994) A lock-step synchronization algorithm for logic simulation in a multi-solver environment. Proc. ASIC'94 Conf., Bejing

Download

[img]
Preview
PDF
Download (545Kb) | Preview
[img]
Preview
PDF
Download (545Kb) | Preview
Item Type: Conference or Workshop Item (UNSPECIFIED)
Divisions : Faculty of Physical Sciences and Engineering > Electronics and Computer Science > EEE
ePrint ID: 256525
Accepted Date and Publication Date:
Status
October 1994Published
Date Deposited: 25 Apr 2002
Last Modified: 31 Mar 2016 13:57
Further Information:Google Scholar
URI: http://eprints.soton.ac.uk/id/eprint/256525

Actions (login required)

View Item View Item

Downloads from ePrints over the past year. Other digital versions may also be available to download e.g. from the publisher's website.

View more statistics